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Abstract
The Schottky barrier, contact resistance and carrier mobility in carbon nan-
otube (CNT) eld-eect transistors (FETs) are discussed in detail in this
thesis. Novel extraction methods and denitions are proposed for each pa-
rameter. Additionally, a technology comparison with other emerging transis-
tor technologies and a performance projection study are also presented. A
Schottky barrier height extraction method for CNTFETs based on the one-
dimensional (1D) Landauer-Buttiker equation is presented. In contrast to
the conventional activation energy method developed for three-dimensional
(3D) material interfaces, the proposed extraction method eases the identi-
cation of the at-band voltage and thus the Schottky barrier height. The
methodology is applied to simulation data of single-tube CNTFETs feasible
for manufacturing as well as to experimental data. In both cases, the re-
sults with the proposed methodology turn out to be closer to the reference
values than the ones obtained with the conventional 3D method. The chal-
lenges to extract this parameter in multi-tube devices are also pointed out.
Y -function-based methods (YFMs), considering dierent transport models,
have been applied to simulation and experimental data in order to extract
a contact resistance for CNTFETs. While special CNT test structures are
mandatory for certain extraction methods, standard electrical device charac-
teristics are sucient for YFMs. It turned out that YFMs provide reliable
results of electric eld-dependent and electric eld-independent contact re-
sistances in cases in which the channel resistance to contact resistance ratio
is lower and higher than one. A physics-based validation is also given for
the application of these methods by reinterpretating the drift-diusion theory
for 1D transistors. Practical mobility expressions are derived for CNTFETs
based on the 1D Landauer-Buttiker equation covering the ballistic as well
as the non-ballistic transport regime. By decomposing the impact of serial
resistances capturing the voltage drops across the metal-CNT interfaces and
the supply lines as well as the impact associated with the quantum resistance,
denitions for the mobility have been derived which enable a straightforward
evaluation of the transport in CNTs. The denitions are applied to simu-
iii
lation and experimental data of devices with dierent channel lengths and
Schottky barrier heights. The length-independent channel mobility obtained
in this thesis is a useful parameter for technology evaluation, especially for
short channel devices. A comparison of transistor performance indicators
from fabricated emerging transistors is performed based on similar criteria
for various application scenarios. CNTFETs are among the promising can-
didates to compete with Si-based FET technologies in low-power static and
dynamic applications. A CNTFET performance projection study is suggested
for specic applications in terms of the studied design parameters.
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Chapter 1
Introduction
The semiconductor industry has been facing a major challenge since the
silicon-based technology has come close to reaching its technological and de-
vice performance limits, while still trying to push electronics systems per-
formance forward. One potential solution for keeping improving the perfor-
mance, already at the device level, is the replacement of the silicon channel
in transistors by a dierent semiconducting material, leading to a variety of
emerging transistor technologies during the last couple of decades.
Carbon nanotube (CNT) eld-eect transistors (FETs) are one of the
most promising of such emerging devices. They have been predicted to be a
strong competitor with silicon transistors in digital and high-frequency appli-
cations once the technology is mature enough to overcome fabrication issues
[1]-[8]. Due to their predicted intrinsic linear response [5]-[8], CNTFETs are
especially interesting for analog low-power high-frequency applications [3]-[8].
Fabricated CNTFETs have already achieved an extrinsic transit frequency of
40 GHz and extrinsic transit and maximum oscillation frequencies of around
10 GHz as well as a maximum available power gain of 10 dB at 2 GHz [4]. In
addition to this, CNTFETs are also well suited for high-performance logic
applications due to the high-carrier velocity and quasi-ballistic transport [1],
[2], [24]. From a technology point of view, the reduced device footprint of
CNTFETs is another improved feature in comparison to silicon-based tran-
sistors [320].
During the last decade, signicant advances on this emerging devices have
been achieved thanks to the outstanding eorts of the research community,
taking the CNT technology closer to be reproducible, i.e., to enable mass pro-
duction. The most important technological challenges for producing feasible
and reproducible CNTFETs are the presence of metallic tubes in the channel,
tube degrading defects, unavoidable energy traps, tube placement and the
contact transparency of the device.
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The number of metallic tubes in the channel of CNTFETs can be reduced
down to approximately 1 ppb of the total number of tubes [24] by, e.g., using
highly type-selected CNT raw material in the fabrication [9], however, re-
maining metallic impurities in the channel still degrade the DC and switching
behavior of the device. Thus, technology groups are working towards achiev-
ing a higher number of semiconducting CNTs in the channel of CNTFETs
in addition to the eorts made to produce defect-free tubes. On the other
hand, the abundance of trap centers in most of the CNTFETs fabricated so
far lead to an undesirable hysteresis. In order to evaluate the progress of
the CNTFET technology, reproducible electrical characterization is needed,
thus, sophisticated measurement techniques have been recommended in order
to obtain hysteresis-reduced characteristics [10]. In addition to this, novel
wafer-level compatible fabrication procedures have been recently developed
in order to reduce trap-eects in CNTFETs [11]. The interaction between
the CNT embedded in the metal contact and the CNT portion acting as a
channel is among the most studied features in these devices since it impacts
the carrier injection and transport.
From a modeling point of view, further investigations on the internal de-
vice physics towards an optimized performance capable to compete with in-
cumbent transistor technologies are continuously been required. This thesis
addresses some of these phenomena focusing on the understanding and char-
acterization of metal-CNT interface and carrier mobility.
The fundamental theory behind CNTFETs comprises the description of
one-dimensional (1D) carrier transport and charge. While the latter lacks so
far of experimental results, the carrier transport can be well-described by 1D
physics-based and semi-empirical models which have been veried with expe-
rimental observations and translated into an electrical engineering concept so
it can be exploited at a circuit level. While the nature and description of 1D
transport in CNTs have been widely reported in the literature, an overview of
them is included in order to prepare the discussion on the device parameters.
In most of the fabricated CNT devices, the interaction between the metal
and embedded CNT portions induces a change in the CNT electronic band
structure. The Schottky barrier height contributes signifcantly to a potential
step and aects the way the carriers are injected into the channel, i.e., the
carrier injection and transport dier from conventional MOSFET technolo-
gies. This is one of the key eects that limits the performance of CNTFETs1
in both digital and high-frequency applications. In order to properly evaluate
and model a transistor technology, the barrier height is a crucial parameter.
Experimental observations and sophisticated atomistic modeling studies have
shown a Fermi level pinning eect impacting the metal-CNT interface [157],
[165]. Thus, approaches dierent to the traditional Schottky-Mott model are
1As well as of highly-scaled Si MOSFETs
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required to elucidate the barrier characteristics.
From an engineering point of view, Schottky barrier related eects can
be embraced by a contact resistance in a given model which can also include
the other inuences, e.g., geometry, materials, additional interfacial layers. In
contrast to convential MOSFET technologies, the ratio between the channel
resistance and the contact resistance in CNTFETs is expected to be less than
one due to the expected ballistic transport in short devices. Nevertheless, the
contrary has also been observed [233] due to impurities and defects during
fabrication.
In addition to the interfaces, understanding the carrier transport on the
tube enables a complete picture of the device behaviour. A rst immediate
indicator of how well the carriers respond to an applied vertical eld to a
semiconductor is the mobility which is specially useful for CNTFET technol-
ogy evaluation due to the unwanted issues in the channel mentioned above.
The mobility is an attractive parameter for CNTFETs due to the expected
extraordinarily high carrier mobility in CNTs. While conventional mobility
denitions have helped certain CNTFET technology breakthroughs by eva-
luating the channel, a discussion on the quantum eects in such denitions is
most of the times overlooked. For modeling purposes, as well as for character-
ization, mobility denitions considering CNT internal mechanisms are then
needed.
In this thesis, denitions and extraction methods for contact resistance,
Schottky barrier height and mobility for CNTFETs are discussed in detail
in order to obtain a proper characterization of these performance parameters
and thus help to evaluate the technology improvements while also providing
reference values for modeling purposes. While short discussions are provided
immediately after showing the results of the methods in each of the studies
included here, the main conclusions are gathered in Chapter 7.
The semiconductor device roadmap is under continuous development. While
new alternatives to conventional devices are denitely needed, there are still
gaps to ll in terms of feasible goals for the emerging technologies. In order to
provide a reference for the performance of CNTFETs, in this work a compari-
son between novel devices involving innovative architectures and new material
channels is proposed by means of specic electrical performance indicators.
The device parameters to be improved in CNTFETs and possible application
scenarios for these devices are highlighted in such comparison. Additionally,
a performance projection study is presented which shows the possibilities to
improve the device performance in this novel technology.
3
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Chapter 2
CNTFET fundamentals
Carbon nanotube eld-eect transistors are well suited for high-performance
logic applications because of the high carrier velocity and quasi-ballistic trans-
port [24], [147]. In addition to this, CNTFETs are specially attractive for
high-frequency applications since a device linearity is expected which would
benet communication systems by reducing signal distortion and power con-
sumption, i.e., saving battery life time. In order to achieve such performances,
the transistor properties and the impact of dierent parameters on them need
to be revised.
In general, the CNTFET properties are dened by the intrinsic character-
istics of the CNT(s), the channel morphology, the device architecture and the
interface properties:
 Regarding the CNT intrinsic characteristics, the 1D transport in CNTs
leads to (i) higher mobility, (ii) low distortion due to a linear relation
between drain current and input (gate-source) voltage, and (iii) higher
temperature stability and electrothermal ruggedness [4].
 Multiple CNTs placed in parallel in the channel results in higher current
density and lower contact resistance. The presence of metallic tubes or
misaligned CNTs in the channel leads to a performance degradation.
 According to the position of the gate, CNTFET electrostatics are de-
ned dierently, thus, the choice of the device architecture depends on
the application scenario. Improvements on the performance for meeting
specic applications can be obtained by modifying the device architec-
ture.
 Oxide interface traps are almost unavoidable in CNTs, resulting in an
undesirable hysteresis which can be avoided by a proper characteriza-
tion. Nevertheless, few hysteresis-free devices have been also built.
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 The key limiting carrier injection factor is related to the interaction
between the contact region, i.e., metal embedded tube portion and the
non-embedded CNT.
While the latter issue is addressed in detail in Chapters 3 and 4, the rest of
them and the related challenges are discussed in this Chapter. Additionally,
a review on digital and RF applications of CNTFETs is included in order to
show the potential of CNTFET applications. Finally, the key device parame-
ters studied deeply in the following Chapters are introduced.
2.1 CNT properties
Carbon nanotubes are hollow cylinders obtained from a graphene sheet in
which the carbon atoms are organized in hexagonal arrangement. CNT dia-
meters range from few angstroms up to few nanometers and lengths which can
reach tens of centimeters [28]. Single-walled (SW) [13], multi-walled (MW)
[14] CNTs or a mixture of both are possible to obtain depending on the
growth process. However, for transistor-like applications SWCNTs are pre-
ferred due to the reduced gate control and possible metalic shells in MWCNTs.
Therefore, in this work the term CNT is referred to SWCNTs unless stated
otherwise.
Geometrical and electrical properties of CNTs, such as the diameter and
energy bandgap, are dened by their chirality index (n1; n2), i.e., by the way
the graphene sheet, shown in Fig. 2.1(a), has been rolled up in order to form
the CNT.
The integer numbers n1 and n2 are the coecients of the unity vectors ~a1
and ~a2 of the hexagonal planar lattice which dene the chiral vector ~c of the
CNT as
~c = n1~a1 + n2~a2: (2.1)
The tube diameter dCNT is dened from the circumference j~cj as
dCNT =
j~cj

=
p
3

acc:
q
n21 + n
2
2 + n1n2; (2.2)
with the neighbor carbon-carbon bonding distance acc of approximately 0:142 nm.
The orthogonal vector to ~c, pointing in the direction the of the current
ow is known as the translation vector ~t. Then, by solving ~c ~t = 0, ~t is given
by
~t =
n1 + 2n2
dR
~a1 +
2n1 + n2
dR
~a2 (2.3)
where dR is the greatest common divisor of both scalar numerators.
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x
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Figure 2.1: (a) Regular lattice of graphene indicating the chiral vector ~c,
the translation vector ~t and the corresponding unity vectors ~a1 and ~a2. The
shaded region represents a unit cell. (b) Single graphene lattice hexagon in
(top) regular and (bottom) reciprocal lattice space. Dashed lines represent
the allowed momenta in the reciprocal lattice.
The unit cell, represented by the shaded region in Fig. 2.1(a), includes
two carbon atoms and repeats itself along the regular lattice. Due to this
periodicity a Fourier transform can be applied to the regular lattice so a
reciprocal lattice can be obtained. The reciprocal lattice, shown in Fig. 2.1(b),
is characterized by the dual of the chiral vector ~k? and translation vector ~kk
such as
~c  ~k? = 2; ~t  ~k? = 0;
~c  ~kk = 0; ~t  ~kk = 2;
(2.4)
Then,
~k? =
1
dCNT
hp
3(n1 + n2)~b1 + (n1   n2)~b2
i
; (2.5)
and
~kk =
dRp
3dCNT
h
(n2   n1)~b1 +
p
3(n1 + n2)~b2
i
; (2.6)
represent the crystal lattice in k-space. A reciprocal lattice is useful to describe
the band structure and quantum eects. The unit cell of the reciprocal lattice
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is known as the Brillouin zone which consists of the allowed values of the
momentum of a carrier.
Additional geometrical properties and lattice characteristics can be derived
[15], however, the above listed are enough to follow the arguments in this work.
2.1.1 Band structure
The energy band structure of a material provides the framework to understand
the concept of an energy band gap, the dierent injection and transport mech-
anisms and to classify the material as metallic or semiconducting by relating
the momentum of a carrier with possible carrier energies. The band structure
of CNTs can be obtained from the band structure of graphene.
By considering the tight-binding approximation [15], an expression for the
energy bands of graphene is given by
E(~k) = tcc
r
3 + 2 cos
h
~k  (~a1   ~a2)
i
+ 2 cos

~k  ~a1

+ 2 cos

~k  ~a2

(2.7)
where tcc  3 eV is the tight-binding energy, ~k is an arbitrary wave vector in
the rst Brillouin zone of graphene.
Fig. 2.2(a) shows the energy band structure of graphene obtained with
Eq. (2.7). By considering the Fermi energy EF of 0 eV as reference, the
conduction band is comprised by the energies above EF and the valence band
by the energies below it. Both bands are symmetric and concur at the Fermi
energy at the six corners of the hexagon of the rst Brillouin zone. Two of
these points, identied as Fermi points ~kF, are shown in Fig. 2.2(b) at the
top and the bottom of the rst Brillouin zone and are given by
~kF =
2
3acc

  2p
3
~b2

: (2.8)
By considering the Mintmire approximation [16] in Eq. (2.7), a simplied
expression for the energy bands of graphene reads
E(~k) = 3
2
acctccj~k   ~kF j; (2.9)
from which analytical results for the band gap and density of states can be
derived [17].
In order to obtain the band structure of a CNT the zone-folding appro-
ximation [15] is considered. The momenta ~k in Eq. (2.9) are then restricted,
in the reciprocal lattice, by periodic boundary conditions along the tube and
circumferential direction after rolling up the graphene sheet. The CNT's band
structure is comprised by the electronic states along these allowed momenta.
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Figure 2.2: (a) Graphene band structure and (b) contour plot of the conduc-
tion band (maximum energy represented in white).
The momenta kk along the tube length L and k? in circumferential direction
are quantized as
jkkj = 2
L
;  2 N; (2.10a)
jk?j =2
~c
 =
2
dCNT
;  2 Z: (2.10b)
which dene a set of parallel discret lines, each corresponding to a dierent
value for , in the reciprocal lattice as shown in Fig. 2.1(b). The tube chirality
denes the number, the orientation and the separation between these lines
which split the CNT band structure into a set of -subbands.
A set of dispersion relations in terms of  can be obtained by projecting
the dierence j~k   ~kFj in Eq. (2.9) on k?1 leading to [17]
E(k) = 3
2
acctcc
s
2
dCNT

   n1   n2
3
2
+ k2;  2 Z; (2.11)
where k is an arbitrary momentum. The positive values of E(k) comprise the
conduction subbands whilst negative values compose the valence subbands.
Eq. (2.11) denes the band structure of a CNT from which the energy
band gap Eg can be determined as the dierence between the conduction and
1A projection on kk is not considered since the electron wave function along the tube
axis is assumed to be continuous
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valence bands. While the band gap for metallic CNTs is zero, the smallest
band gap for semiconducting tubes occur at the nearest allowed point to ~kF,
namely at
 
k = 0;min j   n1 n23 j = 13

. Thus, by replacing this point, Eq.
(2.11) given for the band gap is
Eg;1 = 2
acctcc
dCNT
; (2.12)
which is the minimum band gap for the rst subband of semiconducting CNTs.
In this work, the energy band gap is refered to the dierence between the rst
conduction subband and the rst valence subband, i.e., Eg = Eg;1, unless
stated otherwise.
A diameter-dependence of the band gap can be noticed in Eq. (2.11) which
has been conrmed by experimental results [15]. A general expression of the
energy band gap for the -th subband reads
Eg; = Eg;1
6   3  ( 1)
4
;  2 N; (2.13)
with the second term in the product reproducing the sequence 13 ;
2
3 ;
3
3 ;
4
3 ; :::
obtained from j   n1 n23 j.
Thus, by using Eq. (2.13) in Eq. (2.11), the band structure of a semicon-
ducting CNT for each subband  in terms of its band gap is given by
E(k) = 
s
1
2
Eg;
2
+

3
2
acctcck
2
: (2.14)
The CNT band structure is commonly expressed with a parabolic band
approximation which is justied by the parabolic shape of the subbands close
to the Fermi energy level obtained after the momenta restriction (Eq. (2.10)).
A parabolic band approximation of the conduction and valence band reads as
[17]
E(k) =
(
EC; +
~2
2m
k2 E(k) > EF;
EV;   ~22m k
2 E(k) < EF;
(2.15)
where the -th conduction subband energy EC; and valence subband energy
EV; are ideally equal to
Eg;
2 and  Eg;2 , respectively, and m is the subband-
dependent eective mass.
Only the rst two conduction subbands and the rst two valence subbands
have been considered in this work, unless stated otherwise, since detailed
previous studies reveal the rst two subbands to dominate the transport in
CNTs [60], [144].
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As an example, the two rst subbands of a semiconducting CNT of 10:2 nm
length are plotted over the length of the tube (x-direction) in Fig. 2.3. EC and
EV represent the energy in conduction and valence subbands, respectively.
Notice the band bending here due to a gated region (see Section 2.3.3 for
further explanation).
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Eg,1 Eg,2
Figure 2.3: Two rst subbands of a (16; 0) CNT obtained with the simulator
described in Appendix A.
2.1.2 CNT types
CNTs can be classied according to their chiral index as armchair for (n1; n1),
zigzag for (n1; 0), and chiral for the other cases. The allowed momenta change
accordingly for dierent index (see Eqs. (2.5) and (2.6)). Fig. 2.4 show the
dierent types of CNT and the allowed momenta in the rst Brillouin zone.
kx = ~k⊥
ky = ~k‖
~kF
kx
ky
~kF
~k‖
~k⊥
kx
ky
~kF
~k‖
~k⊥
(a) (b) (c)
Figure 2.4: First Brillouin zone of dierent showing allowed momenta for (a)
an armchair, (b) a zigzag and (c) a chiral CNT.
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According to Eq. (2.9), if one of the allowed k-lines due to quantization
crosses ~kF, the band gap is zero, i.e., the nanotube is metallic. This is true
for
n1   n2
3
= ;  2 N: (2.16)
Therefore, zigzag and chiral tubes are metallic if n1 n2 are a multiple of
three and semiconducting otherwise, while armchair tubes are always metallic.
While metallic CNTs are of great interest as passive devices for appli-
cations such as interconnects in integrated circuits and transmission lines,
for transistor purposes semiconducting CNTs are preferred due to the band
gap engineering enabling the improvement of transport carrier mechanisms
through the tube. The coexistence of both types of CNTs in a transistor has
been a challenging issue in the last years [4] due to the oset current level
induced by metallic CNTs which impedes a multi-tube device to switch-o
entirely, i.e., degrading the device performance.
2.1.3 Transport mechanisms in CNTs
Transport in CNTs is intuitively stated to be purely ballistic due to the re-
duced dimensions. However, in real CNTs and specially in the tubes used in
fabricated CNTFETs, the transport deviates from its theoretical limit due to
external electrostatics, defects or scattering events. In this Section, general
expressions for ballistic and scattering aected transport in 1D semiconduc-
tors such as CNTs are introduced in order to introduce the involved eects
in each transport regime. Interested readers are referred to [222] and [17] for
further details and more specic transport equations. Additional discussions
on the Landauer approach are also given in Section 2.3.4 in this work.
Ballistic transport
CNTs are expected to exhibit quantum transport phenomena, at least for
short tube lengths, as a result of their electronic band structure as well as
their reduced dimensions. Based on the Landauer-Buttiker formula [18], in
a 1D scattering-free and reection-free CNT contacted by two reservoirs at
each end, the electron current Ibal owing from one reservoir to the other one
and considering only the rst subband and two transverse energy-independent
modes M , is given by [19]
Ibal =
4q2
h
V (2.17)
where V is the bias voltage applied to one reservoir with respect to the other
which induces a change of qV in the Fermi level of the injecting reservoir.
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Eq. (2.17) is the theoretical superior limit of the current ow in a CNT
due to an applied potential in which the carriers are not deected in their tra-
jectory from the injecting to the receiving reservoir, i.e., it describes ballisitc
transport. Then, the fundamental limit of the conductance, and correspond-
ing resistance, of CNTs can be expressed as [222]
Gq =
4q2
h
 155 µS; (2.18a)
Rq =
1
Gq
 6:5 k
: (2.18b)
which are known as the quantum conductance Gq and quantum resistance
Rq, respectively. Values close to Gq have been reported in fabricated de-
vices, achieving 0:4Gq for a 300 nm-long CNT [147], indicating quasi-ballistic
transport.
Scattering transport
In the same framework in which Eq. (2.17) is proposed, if carriers are deected
from their ballistic trajectory after a certain length known as the mean-free
path , a scattering event is considered which is captured by the energy
dependent-transmission probability of carriers T (E). The total scattering
current can thus be represented by
Iscat = GqV T (E): (2.19)
Scattering in CNTs can be caused by defects, bends and localized states
in the nanotube as well as by acoustic phonons related to lattice vibrations
at low electrical elds, and optical phonons at high electrical elds. The
related mean-free path of these processes have been initially reported from
measurements of a 3 µm-long metallic CNT at room temperature as d >
4µm for the defect scattering, ac > 1:6µm for acoustic phonon scattering
and op  10 nm [120]. While other studies suggest lower values for ac of
around 500 nm [255], op is reported to be close to the initial reference of
10 nm. Although strictly speaking, the study of scattering in semiconducting
CNTs diers from metallic CNTs (see [135] for this discussion), values in a
similar range for acoustic and phonon scattering mean-free paths have been
considered for modeling studies of semiconducting CNTs [134], [135] since it is
claimed that the dierent  obtained for metallic can be approximately used
for semiconducting CNTs.
In general, ballistic and quasi-ballistic transport is considered for short-
length tubes due to the larger mean-free path of scattering processes and
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the usually low-electrical elds applied to the CNTs. However, due to non-
idealities such as tube bends and imperfections, scattering events need to be
considered in short-length tubes as they are for long-length tubes.
2.2 CNTFET devices
A carbon nanotube eld-eect transistor can be roughly described as a device
in which a CNT is used as a channel contacted at each side by metal reservoirs,
source (S) and drain (D), from which carriers are injected into the channel
by applying a potential dierence between the contacts. Carriers injected
from one contact are then received at the other one after passing through a
vertical electrical eld induced by a third contact known as the gate (G). In
this work, the source is used as reference for all applied potentials, i.e., the
Fermi energy level at the source is taken as reference. Furthermore, the gate-
to-source voltage VGS is identied as the potential dierence at the input of
the device while the drain-to-source voltage VDS as the potential dierence at
the output.
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Figure 2.5: (a) Transfer characteristic of a ST BG CNTFET with a Lch of
200 nm at VDS = 0:1 V. Inset: same plot in logarithmic scale. The sub-
threshold region is represented with a grey shaded area. (b) Sketch of the
conduction band prole along the channel of the same device over dierent
VGS and VDS = 0:1 V. The vertical lines delimit the region between channel
and S and D contacts.
As an example of the electrical characteristics of CNTFETs, the simulated
transfer characteristic of a single-tube buried gate (BG) CNTFET considering
only electron current is shown in Fig. 2.5(a). The drain current ID is increased
14
2. CNTFET fundamentals
with VGS due to the contribution of dierent transport mechanisms enabled
by the bending of the conduction band induced by the gate electrical eld as
shown in Fig. 2.5(b).
The carrier transport mechanisms contributing to the total current of a
CNTFET and the related internal phenomena are discussed in Section 2.3.
Notice that the Schottky barrier height SB formed between a metal contact
and CNT channel can also be observed in Fig. 2.5(b). A detailed discussion
on this parameter is the main subject of Chapter 3.
The dierent types of device architectures according to the number of
tubes in the channel and the position of the gate with respect to the channel
are discussed next as well as the dierent CNTFET technologies measured
for this work.
2.2.1 Single- and multi-tube devices
According to the number of CNTs forming the channel, CNTFETs can be
classied as single- (ST) or multi-tube (MT) devices. Figs. 2.8(a) and (b)
show ST and MT devices, respectively. The tubes are placed over or within
an oxide which is intended to separate them from the gate (see Section 2.2.2).
CNTs act as the channel, i.e., they connect the source and drain contacts
in CNTFETs. In fabricated devices however, the CNT alignment is an open
challenging issue.
Dierent methods have been developed for the placement of tubes, such as
chemical vapor deposition (CVD) for in-place growth, dielectrophoresis (DEP)
for the deposition of pre-sorted CNTs or a polymer transfer technique to trans-
fer pre-grown CNTs from one substrate to another substrate. Each method
presents technological challenges like tube-placement, tube pre-sorting, mis-
alignment and bundles, catalysts for selective tube growth, contamination of
the tube, among others [3], [9], [20].
Device fabrication and modeling are more challenging if the number of
tubes in the channel is increased. Therefore, for device fundamentals, ST
CNTFETs have been widely investigated [36], [22], [23], [24], [208]. For these
studies, short tubes in the order of tens of nm are generally used, enabling
quasi-ballistic transport through the channel when the tube has no impurities.
It has been experimentally found that single tube devices have a discrete
current capability of  25 µA [20], [21], from which a device total resistance
of tens of k
 is obtained over a given range of drain bias voltages (0:1 V
to 1 V). The channel resistance is negligible in this case. Thus, additional
resistance eects associated to the interfaces of the nanotube and the contacts
critically impact the device behaviour. A wider discussion about this eect is
the main topic of Chapters 3 and 4.
By placing multiple tubes in parallel in the channel, the device total resis-
tance is alleviated, i.e., MT CNTFETs have a larger current capability enabled
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by the increased number of channels. However, the presence of metallic CNTs
in the channel degrades the transistor performance due to an induced oset
current level which impedes the device to switch-o entirely. Therefore, the
higher the semiconducting to metallic tube (s/m)-ratio the better the per-
formance of a MT CNTFET as shown in Fig. 2.6. Sophisticated sorting,
growing and etching techniques have been developed in the last years in order
to increase this ratio [27]-[29].
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Figure 2.6: Experimental transfer characteristic of a MT CNTFET showing an
improved performance after increasing the semiconducting to metallic tube-
ratio in the channel of the same device by an etching process. Data taken
from [27].
Important design parameters for MT devices are the CNT pitch and the
tube density. The CNT pitch is dened as the distance between two identical
geometrically similar points of two CNTs next to each other. A suggested
CNT pitch for high-performance devices is 5 nm [22], [24]. The tube density
is the number of CNTs in parallel connecting the source and drain contact
per µm. An optimal tube densitiy of 125 CNTs/µm has been suggested [2].
A trade-o between these two parameters is critical to reduce the device foot-
print and to avoid parasitic coupling eects between tubes such as screening
eects.
2.2.2 Device architectures
CNTFETs can be classied according to the position of the gate contact in
the device architecture. Typical CNTFET structures are shown in Fig. 2.7: a
global back gate (GBG), a buried gate (BG), a gate all-around (GAA) and a
top gate (TG). As discussed in Section 2.2.1, either a single CNT or an array of
parallel CNTs comprise the device channel. Other complex gate structures,
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such as dual gate [30] or feedback gate [31], have been also demonstrated
for more specic purposes. The electrode pattern and the device structure
determine the gate control over the channel and the parasitic capacitances,
i.e., dierent device behaviour is achieved with each type of architecture which
could be exploited in specic application scenarios.
(a) (b)
(c) (d)
Figure 2.7: (a) Buried gate, (b) global bottom gate and (c) top gate MT
CNTFET structures. (d) Coaxial gate ST CNTFET structure adapted from
[57].
In the GBG structure (Fig. 2.7 (a)), also identied just as back gate
structure in the literature, the common substrate is used as the gate elec-
trode, followed in the positive vertical direction by an oxide over which the
CNT or array of CNTs is placed between two electrodes grown also at this
metal layer. From the technological point of view, this is the easiest CNT-
FET structure to fabricate. However, the control of individual devices is not
possible with this conguration, making it inadequate for integrated circuit
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applications. Nevertheless, this type of devices has been used to demonstrate
the feasability of CNT based transistors at the early technology stage [32],
[33]. GBG CNTFETs have been extensively used to study fundamental pro-
perties of the technology as well as in test structure and sensor applications
[26], [34]-[48].
The BG structure (Fig. 2.7 (b)), also identied as local bottom gate
strucutre in the literature, is an improvement of the GBG structure since
the gate is not longer the common substrate of the device but an electrode
buried into an oxide material. The oxide and gate region is followed in the
positive vertical direction by a high- oxide over which the CNT or array of
CNTs is placed between two contact regions (source and drain). Fully and
partially gated devices are possible. The non-gated tube portions are dened
as spacer regions. Some advantages of the BG structures are the reduction
of CNTs bending and improved electrostatics [52]. Several studies have been
carried out with fabricated devices and systems using BG CNTFETs which
involve analog, digital and high-performance sensor applications [3], [49]-[55].
In the last years, ultra-scaled CNTFETs have been demonstrated with this
conguration [1], [22].
A challenging conguration to fabricate is the GAA (Fig. 2.7 (c)), also
known as coaxial gate structure [56], [57]. However, these type of structures
provide the best insight into the theoretical performance since the ideal elec-
trostatic gate control is achieved. Thus, fundamental limits of the technology
have been studied with GAA CNTFETs [58]-[60].
In a TG structure (Fig. 2.7 (d)), the CNT or array of CNTs is placed
over the oxide and embedded in a high- oxide in the channel region and in
metal contacts at each ending of the tubes. The gate contact is placed over
the high- oxide, fully or partially coveringthe channel region, i.e., spacer
regions are also possible. TG structures are the preferred conguration for
high-frequency analog applications [20] [61]-[65]. These type of devices have
been involved in studies of radio-frequency (RF) circuits such as oscillators,
power ampliers and low-noise ampliers [80], [81], [85], [106], [109].
2.2.3 Available technology
Synthetic and experimental data is required along this work. The synthetic
data is generated with an in-house simulator and a compact model described
in Appendix A and B, respectively, while the experimental data is obtained
either from available data in the literature or directly from measurements
performed in CEDIC's laboratory.
The devices measured in CEDIC's laboratory have been provided by a
former industrial partner [20]. This technology is labeled in this work as
technology T1 which is considered as one of the rst attempts to develop a
production technology of CNTFETs. While T1 is still not competitive with
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silicon based technologies, it has been useful for research and development
during recent years [4], [10], [20], [21], [233], [236]. A description of available
T1 devices is given next.
T1 consist of 4" wafers containing 190 test dies with over 200 dierent
passive and active devices including special DC structures and large arrays of
RF transistors with single- or multi-tubes as the channel. A sample of these
wafers is shown in Fig. 2.8 (d). In this work, only the TG structures included
in the wafer are used, therefore the following description is related to these
devices only. A high- oxide with a thickness of 20 nm separates the top-gate
from the CNTs. The channel length of these devices is at least 700 nm and
the top gate is separated 175 nm from the drain and source contacts, leading
to a gate length of 450 nm for these devices. A SiO2 layer larger than 1:5 µm
is used to decrease coupling with the common Si substrate [4], [20].
(a) (b)
(c) (d)
Figure 2.8: CNTFET technology from an industrial partner identied as T1
[20]. SEM images of a fabricated (a) ST and (b) multi-nger MT CNTFETs.
(c) Top view of an RF multi-nger layout in GSG conguration and (d) a 4"
wafer of this technology with fabricated dies.
Chemical vapor deposition (CVD) has been used to grow the CNTs on
the SiO2 substrate resulting in misaligned CNTs in the channel. The contact
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material is an alloy of TiO2 and Pd. The tubes are fully embedded in the
source and drain metal contacts. The spacers regions are undoped. The
diameters of the CNTs range between 1:6 nm and 1:8 nm.
A SEM image of a ST CNTFET included in a T1 wafer is shown in Fig.
2.8(a), where the CNT bridging the source and drain reservoirs (left and
right pads in the image) can be seen with a region covered by the top gate
corresponding to the well dened vertical rectangular area at the center of the
image.
In Fig. 2.8(b) a MT CNTFET with 20 gate ngers of 0:4 µm length and
40 µm width is shown. Thus, the total device width is 800 µm. The network
of randomly distributed CNTs can be identied and consists of around 3000
CNTs. The relation of semiconducting tubes to metallic tubes is considered
as 3:1. The layouts of these devices are in a ground-signal-ground (GSG)
conguration, enabling RF measurements. Fig. 2.8(c) shows a top view
picture of this layout where the measurement tips appear as a dark shadow.
2.3 CNTFET performance
2.3.1 Typical characteristics
Compared to conventional bulk semiconductors, CNTs possess a number of
properties making CNTFETs fundamentally superior to Si/SiGe and III-V
based MOSFETs for specic applications [4]. In particular, the 1D transport
in CNTs could lead to a low scattering rate, high-current carrying capability
and to a linear relation between drain current and gate-to-source (input)
voltage under specic conditions [121]. While the electrical characteristics
of CNTFETs can be similar to the well-known MOSFET characteristics, the
underlying physics is dierent (see Section 2.3.3). In Fig. 2.9, typical transfer
and output characteristics of a fabricated CNTFET with high-quality contacts
are shown.
Electron and hole transport is inherently allowed simultaneously in CNTs,
thus, the carrier type dominating the current in CNTFETs is determined by
the contacts physics and the potential barriers along the tube (see Section 3.1).
If electron current is dominant, the CNTFET is considered as n-type, while
a p-type CNTFET is identied for hole dominating current. If neither holes
nor electrons dominate the current but in contrast both of them contribute
to the transport, the CNTFET is ambipolar and it is identied in this work
as an i-type device. In the transfer characteristics shown in Fig. 2.9(a), the
current is dominated by holes, however, n-branches can be identied at the
subthreshold bias region in addition to the dominant p-branches.
Fig. 2.10(a) shows the transfer characteristic of an i-type CNTFET with
more clear and pronounced p- and n-branches. Albeit novel circuit design
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Figure 2.9: Experimental data of a GAA 50 nm-long p-type ST CNTFET. (a)
Transfer and (b) output characteristics. Data taken from [63].
concepts are enabled with such devices [90], [91], [112]-[113] ambipolarity can
lead to an unusual increase of the current in the output characteristic for high
VDS [92]. Then, for specic purposes the ambipolarity in CNTFETs can be
supressed by dierent mechanisms such as electrostatic or chemical doping as
shown in Fig. 2.10(b) where the transfer characteristic of the former i -type
device has been modied after electrostatic doping..
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Figure 2.10: Measured transfer characteristic of a 2 µm CNTFET showing
(a) ambipolarity and (b) supressed ambipolarity due to electrostatic doping.
Data taken from [36].
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2.3.2 Hysteresis
CNTFET performance can be signicantly aected by interface and tube en-
ergetic traps as well as oxide defects capturing and releasing carriers occuring
over a wide range of time constants [93]. These traps lead to a discrepancy
between the drain current obtained at the same bias voltage for two differ-
ent measurements in the same device, an eect identied as hysteresis. Trap
aected measurements are shown in Fig. 2.11 where the transfer characteris-
tics of MT CNTFETs from dierent technologies, including T1, diers when
obtained with a forward- and a backward-sweep of voltages. Additionally,
hysteresis can either conceal a possible inherent linearity or can lead to an
experimentally observed apparent linearity (Fig. 2.12) which can not be ex-
ploited.
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Figure 2.11: Trap aected transfer characteristics of devices from technology
(a) T1 and (b) other (labeled T2 in [10]) showing hysteresis with dierent
measurement techniques. Solid lines: consecutive forward-backward staircase-
sweep; symbols: opposing sweep. Experimental data reported in [10].
Although optimized materials and growth techniques have enabled indi-
vidual hysteresis-reduced CNTFETs, wafer-scale processes still require im-
provement in order to include such optimized devices. Reproducible results
based on quasi trap-free device characteristics can only be achieved so far by
choosing the proper measurement technique with the right parameters. Em-
ploying a non-pulsed bias sweep results in a trap aected transistor response,
distorting both, the DC and small-signal results, and can mislead to interpre-
tate the progress of the technology development such as the apparent linearity
as shown in Fig. 2.12(b). A detailed study of the impact of dierent measure-
ment techniques on CNTFETs performance in order to obtain quasi trap-free
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electrical characteristics can be found in [10]. A summary of non-pulsed and
pulsed measurement setups is provided in the Appendix E of this work.
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Figure 2.12: (a) Transfer characteristic and (b) transconducance (gm;AC -
non-pulsed, gm;DC - pulsed) of a MT CNTFET from T1 with non-pulsed and
pulsed measurements. Experimental data reported in [93].
Linearity
One of the most attractive features of CNTFETs, specially for RF applica-
tions, is the inherent high linearity associated to 1D carrier transport in CNTs
which is expected to be exploited at a device level [4], [107], [329]. Device
linearity implies a linear relation between the output (drain) current and the
input (gate-to-source) voltage, i.e., a bias-independent transconductance in a
certain bias region. Such a device could deliver a non-distortioned amplied
output signal as a result of a sinusoidal input signal. Therefore, a high de-
vice linearity would benet the spectral eciency and battery lifetime of RF
systems [4], [204].
Recent TCAD-based studies have shown that feasible device optimiza-
tion enables CNTFETs to achieve high linearity at practical current levels by
modifying the electrostatics within the device [121],[122]. Following a similar
approach, i.e., with a displaced gate architecture modifying the electrostatics,
linearity in MT CNTFETs, optimal for RF environment2, has been shown to
be higher in comparison to GaAs FETs by means of a proposed analytical
term dened by the device transfer function, the source resistance and a ratio
of terms obtained from a Taylor expansion of the drain current [329]. While
2A source resistance of 50
 is considered
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such study shows the potential linearity in CNTFETs and a novel method-
ology to compare them with other technologies, realistic values should be
considered in order to validate the results.
Furthermore, it has been found in experiments that an apparent linearity
induced by traps can be observed which can mislead the device characteriza-
tion [93]. This eect can be avoided by choosing an adequate measurement
technique such as pulsed measurements [10] mentioned above and summa-
rized in Appendix E. It is worth to notice that no pulsed measurements were
reported in [329].
2.3.3 Transport mechanisms in CNTFETs
Transport in CNTFETs is dominated by the potential barrier formed at the
contacts interfaces. In order to identify and roughly explain the types of
carrier injection in this Schottky-type devices, Fig. 2.13 shows the rst con-
duction band prole of an n-type ST CNTFET at dierent bias regions.
In the following discussion, at-band conditions are found at a at-band
voltage VFB at which the minimum energy level of the conduction band re-
mains almost constant in a certain channel region3 and corresponds to the
value of the parameter known as the Schottky barrier height SB as shown
in Fig. 2.13(b). A similar analysis can be derived with the valence band of a
p-type device. A detailed discussion on the properties of the metal-CNT in-
terface, such as the potential barrier height BH and SB, is given in Chapter
3.
At a VGS lower than VFB, the conduction band forms a convex bend at the
metal-CNT interface at the source-side as shown in Fig. 2.13(a). Thus, only
carriers with enough thermionic energy to overcome BH would be injected
into the channel. This is known as the thermionic current Ith. By increasing
the gate voltage, the conduction band in the channel decreases until at-band
conditions are found as shown in Fig. 2.13(b). A gate-to-source voltage larger
than VFB, i.e., forward bias, induces a further lowering of the conduction band
in the channel and a concave bending at the metal-CNT interface is formed as
seen in Fig. 2.13(c). The thinner this interface is the higher is the probability
for the carriers to tunnel through it. This current is identied as the tunneling
current Itun. The energy-dependent transmission probability T (E) is strongly
related to quantum eects. Both type of currents contribute at dierent extent
to the total current (see Eq. (2.20)).
Analogously to conventional FETs, specic bias regions of operation can
be identied in CNTFETs, however, the current in these bias regions for the
latter are due to transport mechanisms diering from the ones ocurring in the
rst type of devices.
3Normally corresponding to the gated tube portion
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Figure 2.13: Sketch of the conduction band prole of a ST CNTFET at dif-
ferent bias regions enabling dierent transport regimes: (a)at the thermionic
emission regime, VGS < VFB (b) at at-band conditions, VGS  VFB, and (c)
at thermionic assisted tunneling regime VGS > VFB.
As an example, the transfer characteristic of a simulated Cr contacted
GAA CNTFET with channel and gate lengths of 10:2 nm and 5:9 nm, res-
pectively, showing ambipolarity is presented in Fig. 2.14(a) is analyzed next
where the dierent bias regions and transport mechanisms are discussed. De-
tails on the simulation framework and device can be found in [166].
The dierent bias regions in Fig. 2.14(a) are initially identied as follows:
region (i) for VGS >  0:1 V at which the device is considered to be in on-state,
region (ii) for  1:2 V < VGS <  0:1 V at which the o-state is found, and
region (iii) for VGS <  1:2 V at which another increase of the current can be
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Figure 2.14: Synthetic data of a 5:9 nm-GAA CNTFET with a channel length
of 10:2 nm. (a) Transfer characteristic. (b) Energy band prole and (c) trans-
mission spectra at three representative VGS. The Fermi energies of source
(EF;S) and drain (EF;D) contacts are marked as horizontal dotted lines in (c).
Data reported in [166].
seen. The dierent transport mechanims in each region can be understood
from Figs. 2.14(b) and (c) where the band diagram and the transmission
spectrum T are shown for representative bias points, identied with cross
markers in the transfer characteristic.
In region (i), the transmission of electrons into the channel is enabled by
the low potential barrier formed in this bias region as shown in Fig. 2.14(b),
leading to a thermionic current. The high value of the electron transmission
probability in region (i) close to the Fermi energy level at the source can be
seen in Fig. 2.14(c) at VGS = 0:2 V.
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The representative band diagram for region (ii) at VGS =  0:4 V presented
in Fig. 2.14(b) shows that tunneling is not possible and thermionic emmision
occurs only at higher energies as shown in Fig. 2.14(c), thus the transistor
can be considered as switched-o.
The increasing current in region (iii) can be explained by band-to-band
tunneling (BTBT) which is enabled by the shape of the bands as shown in Fig.
2.14(b). In addition to this, a signicant transmission peak above the drain
Fermi level can be seen in Fig. 2.14(c) which is due to BTBT. The current
drop at lower voltages results from localized energy levels in the channel,
which are pushed slightly above the Fermi energy, reducing the density of
states in the bias window [166].
2.3.4 Device modeling
CNTFET properties and performance have been widely investigated by means
of electronic (EQS) and atomistic (AQS) quantum transport simulation me-
thods at a particle level [124]-[126], [159], and numerical device simulation
(NDS) methods based on dierent transport equations4 at a device level [17],
[144], [148], [122], [127].
While AQS and EQS methods give an insight on the interactions between
atoms in the device and thus, detailed investigations on specic phenome-
na such as the metal-CNT interface or doping eects are possible, they are
unsuitable for engineering purposes due to the computational burden. In
contrast, NDSs are capable of describing the behaviour of CNTFETs with
large dimensions considering the overall device electrostatics and the overall
device footprint within an acceptable time for engineering purposes. This
allows also the description of high-performance CNTFETs [148]. However, as
NDS does not treat the CNTFETs at an atomistic level, simple parameterized
models are required to describe e.g. the band structure of the simulated CNTs.
The description of the physics near the contacts of the device must be done
thoughtfully in NDS [145], [166], whereas it could intrinsically been considered
in EQS [165]. NDS can be calibrated by adjusting the model parameters either
to experimental data or to simulation data of more fundamental methods, such
as EQS, i.e., a multi-scale simulation approach enables a complete overview
of the internal phenomena [129], [165], and thus, be a useful tool for device
performance projections [233], [166].
For circuit design purposes however, the internal device physics mechan-
isms, such as the electrical transport and the electrostatics, need to be repre-
sented in an electrical equivalent circuit as simple and accurate as possible.
4The implemented transport equations in the numerical device simulator [144] used
in this work are the 1D-eective mass Schrodinger equation, the 1D/2D drift-diusion
equation, 1D Boltzmann transport equation with Monte-Carlo method and the 1D ballistic
Boltzmann transport equation. See Appendix A.
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This representation is known as a compact model. Albeit the main focus of
CNTFET compact modeling is for single-tube and nanoscaled devices, i.e.,
for digital applications, in which the models are mostly dedicated to describe
the DC behaviour, dierent CNTFET compact models for high-frequency a-
pplications are available in the literature [117], [79], [82], [21] [130]-[137] and
some of them are reviewed in detail in [138]. The compact models used in
this work are briey described in Appendix B.
Current and charge equations are the core of a compact model of an in-
trinsic transistor and, due to the nontriviality of the corresponding repre-
sentations, either empirical, semi-empirical or physics-based CNTFET com-
pact models have been proposed. However, there are still some challenges
to overcome. While physics-based compact models for the current have been
developed [135], [136], a physics-based compact model for the charge is a chal-
lenging task still under development and hence, empirical and semi-empirical
approaches are often considered [21], [130]. A brief review of the current and
charge equations of CNTFETs is given next in order to point out the related
challenges for compact models.
In general, the electron transport related drain current ID of quasi-ballistic
devices, such as ST CNTFETs, can be related to the electron transmission
probability across the channel and to the Fermi-Dirac distribution of source
and drain contacts, an approach embraced by the Landauer-Buttiker equation
given by [207], [17]
ID =
4q
h
X

Z 1
 1
T(E) [f(E   Ef;s)  f(E   Ef;d)] dE =
X

Ith; + Itun; ;
(2.20)
where  corresponds to the number of subbands, T(E) is the energy depen-
dent transmission probability between source and drain contact which includes
tunneling through the Schottky barriers at metal-CNT interfaces and scatte-
ring along the channel, f() = (1 + exp(=(kBT )))
 1 is the Fermi function
and Ef;s=d is the Fermi energy at the source/drain contact. Thermionic Ith;
and tunneling Itun; current components are inherently included in Eq. (2.20).
Circuit simulators are not able to solve integrals, so Eq. (2.20) should be
analitically solved in order to implement simplied closed-form solutions in
an equivalent circuit of a compact model as shown in Fig. 2.15 where the
drain current is represented by a controlled current source.
Simplied analytical solutions for Eq. (2.20) are generally obtained by
(i) limiting the integration interval, i.e., solving Eq. (2.20) for each bias
region, (ii) separating tunneling and thermionic current components, and (iii)
proposing either a wise energy-independent eective transmission probability
[17] or a sophisticated analytical expression for T(E) [132]. The latter is
challenging due to scattering- and Schottky barriers-related eects, such as
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Figure 2.15: (Top) Cross section, conduction, (middle) band prole and (bo-
ttom) intrinsic compact model equivalent circuit of a BG CNTFET.
resonant behavior and momentum mismatch, which need to be considered.
The Wentzel-Kramers-Brillouin (WKB) approximation is a typical approach
to consider the energy-dependent transmission probability which although
does not include resonant behavior, it does follow the average trend of T(E)
[138].
In this work, the thermionic component of the Landauer-Buttiker equation
is solved for the subthreshold bias region in Section 3.3.2 in order to charac-
terize Schottky barriers in CNTFETs, while an approximation of Eq. (2.20)
in the linear bias region is used to propose mobility denitions for CNTFETs
in Section 5.3.
Electrostatics on the other hand, denes the potential5  along the tube
which, in turn, depends on the injected charge, i.e.,  cc 6= VGS6 and a chal-
lenging self-consistent solution is required. In an ideal scenario, i.e., no addi-
tional contributions besides the oxide to the electrostatic potential, the tube
potential is related to the gate voltage in CNTFETs by
5The electrostatic potential is determined by the solution of the Poisson equation and,
hence, by the overall device structure including the contact geometry, the contact potentials
and the charge distribution within the device.
6The opposite case in which  cc = VGS is known as the quantum capacitance limit
(QCL) and it has not been observed in available experimental data.
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Qt = Cg;tot(VGS    cc) (2.21)
with Cg;tot as the total gate capacitance per tube length and  cc as the cur-
rent control electrostatic tube potential.  cc is generally taken as a reference
potential in compact models and it is dened as the applied potential needed
to obtain the minimum energy for which the transmission within the n-type
device channel is not zero. Typically, this current control energy point Ecc
(see Fig. 2.15) is associated with the minimum of the conduction band. A
similar denition can be given for p-type devices with the valence band.
Following a quasi-ballistic approach, the charge associated with the carrier
density on the tube moving from source to drain (+) for the subband  is given
by [4]
Qts;(x) =
4q
2
Z
g+ (E)dE (2.22)
with g+ (E) as the position- and energy-dependent non-equilibrium carrier
distribution of the right injected carriers. For the left injected carriers, a
similar relation g  (E) leads to a denition for the charge associated with the
carrier density moving from drain to source Qtd;(x). Thus, the capacitances
included in a CNTFET intrinsic compact model, as the ones shown in Fig.
2.15, are obtained from analytical solutions of Qts;(x) and Qtd;(x).
The carrier density spectrum g+ (E) has a complicated energy dependence,
i.e., approximations are needed for compact models. An oftenly used approach
in compact models [117], [130], [135] is the pseudo-bulk approximation7 [139]
which ignores essential eects in CNTFETs such as tunneling and quantum
reections. However, these assumptions hardly embrace realistic characteris-
tics [138], [4]. Empirical relations describing the tube charge have also been
implemented in compact models [128]. In this work, an analytical solution for
the charge is introduced in Section 5.3.2.
For RF applications, the compact models should comprise not only single-
tube but multi-tube devices, i.e., physics-based analytical expressions for the
current and charge are even more challenging to implement. A semi-physical
approach, as the one presented in [21], seems to be one of the most suitable
solutions for enabling CNTFET compact modeling at high-frequency.
2.3.5 Transistor performance indicators
In order to evaluate the performance and scalability of dierent transistor
technologies independently of design details, transistor performance indica-
tiors (TPIs) are dened next. Most of the denitions are taken from the In-
ternational Technology Roadmap for Semiconductors [94], specially the units
7Named like that due to its similarity to the bulk charge equation
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in which each TPI is reported, however, some TPIs are reinterpreted in the
context of CNTFETs. The typical transfer characteristic shown in Fig. 2.16
of a simulated 5:9 nm-GAA CNTFET is used to show some TPIs listed below.
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Figure 2.16: Synthetic data of a 5:9 nm-GAA ST CNTFET. Normalized trans-
fer characteristic showing TPIs taken after a data post-processing. The cur-
rent is normalized to a CNT pitch of 5 nm. Data reported in [166].
Supply voltage
The maximum available voltage in a circuit where the studied device could be
involved is identied as the supply voltage VDD. VDD is usually the voltage
dierence between the on-state and o-state of the device as shown in Fig.
2.16. Historically, this value has been lowered as the dimensions of the device
are scaled in order to fulll the power consumption and breakdown require-
ments. However, in last years, traditional MOSFET technologies have not
been able to achieve this scalability trend. On the other hand, emerging FET
technologies are expected to fulll this requirement due to their outstanding
projected performance [24].
O-state current
Typically, the o-state current Io is dened as the drain current per gate
width at which the transistor is considered to be switched-o. Then, it is
a measure of the leakage current in the device. In the ITRS, Io is taken
at VGS = 0 V and VDS = VDD. In conventional transistors this denition
is suitable since the minimum of jIDj is found at this bias point. However,
in nanoFET technologies, min (jIDj) is usually at a dierent bias point. In
practice, many authors consider Io as [22], [57]
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Io = min (jIDj) jVDS=VDD : (2.23)
In this work, Io is obtained with Eq. (2.23) after a data post-processing
required to report the minimum current at VGS = 0 V which involves a shift of
the transfer curve as shown in Fig 2.16, unless stated otherwise. This allows
a fair benchmarking of emerging technologies. Io is identied with a cross
marker in Fig 2.16. Other TPIs in this work are reported after this post-
processing as well. Io is normalized here either with the gate with or with
the CNT pitch for CNTFET devices and it is expressed in nA=µm.
While other denitions have been suggested for current-related TPIs [95],
those are based on trends of optimized Si devices which could not be followed
by nanoFETs with channel materials dierent to Si.
On-state current
The on-state current Ion is a measure of the transistor current drive and it
is dened as the total drain current per gate width taken at the bias point
where both VDS and VGS are equal to VDD, i.e.,
Ion = IDjVGS=VDS=VDD ; (2.24)
and it is expressed in µA=µm. In the literature, it can be found that Ion
is taken at dierent bias points and can mislead the conclusions by, e.g.,
reporting the maximum current drive at a VDD higher than the required for a
given technology node. In this work, Ion is reported following ITRS denition,
i.e., with Eq. (2.24). This indicator is also normalized either with gate width
or with the CNT pitch in this work in contrast to the normalization with the
diameter reported in the literature. In Fig 2.16, Ion is identied with a plus
marker.
The typical range of values for Ion (tens of µA [20], [21]) for ST CNTFETs
is rather low in comparison to other transistor technologies. Additionally, the
ouput resistance of a single-tube device, associated to the contact resistance
RC, is extremely high (hundreds of k
 [233]), in contrast to the standard 50

of other RF technologies. MT CNTFETs can circumvent the low Ion and high
RC by adding well-aligned parallel tubes [20], [21], [233] with a multi-nger
structure (see Fig. 2.8(b)) increasing the number of channels per tube [17].
Ion=Io-ratio
A very useful metric for the overall performance of a transistor is the relation
between the on-state and o-state currents, known as Ion=Io -ratio which
is indicated in Fig. 2.16. This ratio is an indicator of the driven current
capability of a transistor in relation to its leakage current control. A high value
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(> 104) of Ion=Io -ratio is preferred for practical purposes [94]. In addition
to the device optimization to improve the Ion=Io -ratio in ST CNTFETs, in
multitube devices this performance indicator is directly related to the ratio
of semiconducting to metallic tube ratio in the CNT array used as a channel:
as higher the s/m-ratio the higher the Ion=Io -ratio as observed in Fig. 2.6.
Transconductance
The transconductance gm is an indicator of how the current delivered by the
transistor at the output changes in relation to dierent input voltages. Thus,
gm is obtained as the derivative of the drain current with respect to the gate-
to-source voltage at a constant drain-to-source voltage. For CNTFETs, gm
can be improved by a parallel array of nanotubes in the channel, i.e., by using
MT devices.
Subthreshold slope
The subthreshold slope SS indicates the device scalability and reects the
gate control over the channel. In Fig 2.16, SS is identied with a straight line
in the subthreshold region. It is expressed in mV/dec and calculated as
SS =
@log10(ID)@VGS
 1: (2.25)
In conventional transistors, 60 mV/dec is the minimum theoretical limit
of SS [102]. In tunneling-based eld-eect transistors such as CNTFETs,
however, lower values of SS have been demonstrated [99], [294]. In CNTFETs,
SS has a strong dependence on the device parameters, such as tox [89] or Lch
[101], materials [50] and gate structure [22].
Total gate capacitance
In [94], the total gate capacitance Cg;tot is dened as the sum of an ideal
gate capacitance and the fringing capacitances and it is normalized by the
device width. In CNTFETs, Cg;tot considers not only the charges that are
electrostatically coupled to the gate of the device but the tube charge as well
so Cg;tot is given by
Cg;tot = Ce;S + Ce;D + Cch; (2.26)
where Ce;S and Ce;D represent the charges that are electrostatically coupled
between the tube and the source and drain contacts, respectively. For prac-
tical purposes, these capacitances are often labeled as CGS and CGD. The
channel capacitance Cch on the other hand is dened as
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Cch =

C 1e;G + C
 1
t
 1
(2.27)
where Ce;G is the electrostatic coupling to the gate and Ct the tube capa-
citance8. The electrostatic capacitances are dened by the relation of each
terminal charge and the tube potential dierence such as
Ce;S =
@QS
@ (VS  	cc) ; (2.28)
Ce;D =
@QD
@ (VD  	cc) ; (2.29)
Ce;G =
@QG
@ (VG  	cc) ; (2.30)
and the tube capacitance is the change of the tube charge with the tube
potential so
Ct =
 dQtd	cc
: (2.31)
A simplied equivalent circuit of the capacitances representing the elec-
trostatic coupling between the contacts and the tube in a BG CNTFET is
shown in Fig. 2.17.
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Figure 2.17: Schematic cross section of a BG CNTFET showing the capaci-
tances between contacts and CNT.
The current control electrostatic tube potential9 	cc is dened as the a-
pplied potential needed to obtain the minimum energy10 for which the trans-
mission through the device is not zero. (Typically, this current control energy
point Ecc is associated with the minimum of the conduction band.)
11
8Referred as the quantum capacitance in other publications
9Referred as tube potential from here on
10For n-type devices
11A similar denition can be given for p-type devices with the valence band.
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A measure of the gate control over the tube potential can be dened from
the charge balance such as [17], [121]
nq;g =
d	cc
dVGS
=
P
Ce
Ce;G + Ct
; (2.32)
where
P
Ce = Ce;S + Ce;D + Ce;G. The factor nq;g is also known as the gate
slope coecient. If the gate capacitance is dominant and Qt is considered
either negligible or bias independent, then Ce;G  Ct leads to nq;g = 1, a
condition known as the quantum capacitance limit (QCL) operation. Ad-
ditionally, in QCL operation 	cc = VG, whereas outside QCL, non-trivial
approaches are considered to model CNTFET's electrostatics dierently, i.e.,
to obtain 	cc [96].
The normalization of Cg;tot is done with respect to the device gate width
in this work unless stated otherwise, and it is expressed in fF=µm.
Notice that in practice, in QCL Cg;tot is oftenly considered to be dominated
by the normalized oxide gate capacitance Cox in CNTFETs. A general and
practical equation for Cox is given by [121]
Cox =
20e
ln

1 + 2toxdCNT + 
q
4tox
dCNT

1 + toxdCNT
Lg u Cg;tot: (2.33)
where the parameter  here is equal to 1 for planar structures (BG, TG, GBG)
and equal to 0 for coaxial gates.
Intrinsic gate delay
A transistor in digital applications is used as a switch in which, usually, the
device in on-state corresponds to a logical active instruction, i.e., 1, and the
device in o-state represents a logical null instruction, i.e., 0. In this context,
a simple equivalent RC network, with or without parasitics, together with
a switch can represent the transistor: an open path for the o-state and a
short path for the on-state of the device. In order to switch from one state to
another, i.e., to change the voltage of the device, all the capacitances in the
network must be charged or discharged while the output current is dened by
the output resistance. The switching time between on- and o-state is thus
dened by the time constant of the RC network. By considering the total
gate capacitance and the on-state resistance, the instrinsic gate delay  of a
transistor is obtained as
 = Cg;totRon =
Cg;totVDD
Ion
: (2.34)
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which is given in seconds.  is often referred as CV=I. The inverse of this
quantity corresponds to the intrinsic switching speed of the transistor which
is expressed in logic transitions per seconds.
Dynamic power indicator
The dynamic power indicator CV 2, is an estimation of the consumed energy
due to switching between on-state and o-state of the transistor. The energy
drawn from the power supply during the charging process of the internal
capacitances at a constant VDD is given by
dE = d(VQ) = VDDdQ : (2.35)
The internal charge can be considered to be dominated by Cg;tot so
dE = VDDCg;totdV : (2.36)
Since the full charging of the capacitance is from o-state to on-state, the
following integration is performed
E =
Z VDD
0
VDDCg;totdV ; (2.37)
leading to
E = Cg;totV
2
DD: (2.38)
The switching energy E, labeled in this and other works as CV 2 is reported
in fJ=µm.
Both metrics, the switching speed and switching energy, are useful to
benchmark CMOS FETs.
Energy delay product
The energy delay product EDP is a measure of energy eciency of the device
considering the energy consumed at each transition. This indicator is obtained
as
EDP =   CV 2; (2.39)
and it is expresed in Js=µm.
In Fig. 2.18, the switching time  and the corresponding switching energy
CV 2 predicted for CNTFETs in the 5 nm and 7 nm technology nodes are
presented [24]. The energy delay product at a given point is also indicated.
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Figure 2.18: Switching energy over switching time curve obtained for high-
performance optimization at two dierent technology nodes. Synthetic data
adapted from [24]
Cuto frequency
The small-signal current gain jh21j of a transistor is dened as the ratio of
the amplitude of the small-signal drain current to the amplitude of the small-
signal gate current, and can be interpreted as the capability of the transistor
to amplify an input small AC signal in comparison to its output. jh21j can
be obtained by S -parameter measurements. Strictly speaking, the cuto fre-
quency fT is obtained from the extrapolation towards 0 dB. Such extrapola-
tion, started from where the maximum jh21j decays 3 dB, is performed with
a slope of -20 dB/decade. In practical CNTFETs however, the decreasing be-
haviour of jh21j with the frequency is more pronounced than in conventional
transistors, easing the extrapolation as shown in Fig. 2.19.
A typical approximation of fT, obtained for conventional FETs and used
here for ST CNTFETs, is given by
fT  gm
2Cg;tot
: (2.40)
Parasitics besides the total gate capacitance are ignored. In this work fT is
obtained with Eq. (2.40), unless stated otherwise, and it is given in GHz.
Additional analytical expressions for MT CNTFETs showing the scaling
behaviour of fT in terms of gate length [116], [4] can be a good guide for
technology development.12 However, these predictions do not consider other
12Whilst in [116] the proposed expression is based on classical FET theory which can be
validated by reinterpretating some concepts, in [4] it is obtained by tting reliable numerical
device simulation results.
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Figure 2.19: Experimental data of CNTFETs. Small-signal current gain over
frequency obtained from S -parameter measurements of a device from technol-
ogy T2 (unlled markers) and of a device presented in [64] (lled markkers).
Intrinsic and extrinsic frequencies are obtained by the extrapolation of jh21j
towards 0 dB of the corresponding curve.
eects such as undoped spacer regions or misalignments which could lead to
a dierent consideration of an eective channel length.
Analitical equations of fT as a funcion of the carrier mobility for short
channel CNTFETs and of the saturation velocity for long channel CNTFETs
have been proposed [116], [123]. However, no conrmation of such equations
has been provided so far, specially for the short channel regime, neither in
Si-based transistors nor in CNTFETs or other emerging technologies.
Maximum oscillation frequency
The maximum frequency at which the maximum unilateral power gain (U)
reaches unity is known as the maximum oscillation frequency fmax. It can be
interpreted as the maximum frequency at which the transistor can oscillate
by feeding its output AC signal back to its input. fmax can also be obtained
at the point in which the unilateral power gain U equals unity.
Analytical approximations can be found in the literature for this TPI in
CNTFETs based on small-signal analysis [98], [116]. Despite the dierent
proposed expressions, a typical approximation is
fmax  fT
2 [gd(Rp;S +RG) + 2fTCp;gdRG]
1=2
; (2.41)
where gd is the output conductance, Cp;gd the parasitic gate-to-drain capaci-
tance, Rp;S the parasitic series resistance at the source and RG is the resistance
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associated to the gate contact. Then, RG is critical for the high-frequency per-
formance of CNTFETs: unless it is small, it can make fmax signicantly less
than fT.
Special attention needs to be taken in order to identify whether an intrinsic
or extrinsic cuto and oscillation frequency are reported. The intrinsic cuto
fT;i and maximum oscillation fmax;i frequency are considered as the ultimate
frequency performance of the transistor without external parasitics, i.e., a
high value associated to the channel material characteristics is expected. fT;i
and fmax;i can be reported from measurements after a de-embedding process
which substracts the contributions of all the parisitics by using dierent test
structures. For CNTFETs, analytical expressions for the intrinsic transit
frequency have been proposed [4], [116]. The evaluation of such expressions
is out of the scope of this work.
The extrinsic cuto fT;e and maximum oscillation fmax;e frequency, ob-
tained after deembedding the pads, include contributions from parasitics such
as contact resistances due to the metal-CNT interfaces, internal electrostatic
capacitances and additional electrostatic couplings. All these eects degrade
the RF performance of the device, i.e, fT;i > fT;e and fmax;i > fmax;e (see
Fig. 2.19). While the intrinsic frequencies are useful indicators to benchmark
dierent technologies, the actual cuto and maximum oscillation frequency
useful for circuit purposes are fT;e and fmax;e.
2.4 Applications: review and challenges
During the last couple of decades, CNTFETs have been of high interest for
research in both, academia and industry. Remarkable eorts to benet from
the expected attractive features of this emerging technology at a circuit level
have been made by demonstrating digital and analog CNTFET-based cir-
cuits. In this Section, digital and RF circuits fabricated with CNTFETs are
introduced, with a special emphasis on the last ones, in order to show that,
although circuit solutions could be useful for particular applications, most of
the challenges need to be solved at a device level towards the consolidation of
this emerging technology.
2.4.1 Digital circuits
Due to a fabrication process without alignment and sorting requirements in
addition to the current capability of a single tube ( 25 µA [20], [21]), ul-
trathin body thickness and high mobility [66], digital applications based on
both ST and MT CNTFETs have been a major research topic on the last
years [22], [23], [24]. CNTFET technology has been considered as a strong
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candidate for replacing CMOS since standard milestones have already been
achieved [25], [26].
CNTFETs having a symmetric conduction and valence band, known as
i-type devices (see Section 3.1), with ohmic-like contacts are specially attrac-
tive for CMOS technology since the similar electron and hole mobility with
an ecient injection of carriers into the channel could lead to almost per-
fectly symmetric CNT-based CMOS devices as demonstrated in [67] with a
ST CNTFET. The reduced 17 fabrication process steps needed for this tech-
nology in contrast the higher number of steps needed for standard Si CMOS
is another important highlight [67].
Fundamental logic gates [68], [69], ring oscillators [70], [71], decoders [72],
ip-ops [73], full-adders [74], and other types of logic integrated circuits
as sophisticated as a computer system with basic functions [49] have been
demonstrated using CNTFETs. As a following step toward the consolidation
of CNTFETs in digital applications, improved yield have been achieved by
demonstrating the fabrication of logic integrated circuits [76], [77] with very-
large-scale integration compatible design and processing techniques [75].
A recent achievement is the implementation of an integrated nanosystem
with beyond-silicon technologies consisting of a monolithic 3D architecture
using Si- and CNTFET-based logic circuits and CNTFET sensors together
with an emerging memory technology [78]. Robust theoretical analysis, based
on ideal contacts and channels, regarding the scalability and high-logic per-
formance of CNTFET-based digital circuits have pointed out the benets of
this technology over Si-based technology [79].
2.4.2 Radio-frequency circuits
Albeit a systematic RF circuit design is still challenging to realize due to the
stage of the technology, circuit analysis and simulations have given an insight
into the performance of CNTFET-based RF circuits [80], [81], [84], [85], pro-
viding an optimisitic performance projection once the technology issues at a
device level are overcome [86], [8].
In recent years, as a proof-of-concept, CNTFET-based RF circuits such
as mixers, frequency multipliers, oscillators and ampliers have been demons-
trated by dierent groups. A brief review of these achievements is given next.
The detailed analysis and description of RF circuits is out of the scope of this
work. Interested readers are referred to [88].
The output power Pout and S-parameters at dierent frequencies of fabri-
cated CNTFET-based circuits are shown in Fig. 2.20. While the S-parameters
are used to describe the properties of RF ampliers, Pout is used as a gure-
of-merit (FoM) for mixers, multipliers and oscillators. Notice that the range
of values of Pout is dierent from one application to another, so it should not
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be taken as a comparison factor but more as an indicator of the capabilities
of individual circuits at dierent work frequencies.
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Figure 2.20: Experimental (unlled markers) and simulation data (lled mar-
kers) of CNTFET-based RF circuits. (a) S-parameters of RF ampliers. (b)
Output power over frequency of oscillators, mixers and frequency multipliers.
Multi-tube devices from technology T1 and other have been used to build
single-stage RF ampliers. Despite the presence of metallic tubes (s/m-ratio
of 3:1 in both technologies), reported gains (jS21j) of 5:6 dB [106], 11 dB
[104] and 14:7 dB [105] at 0:5 GHz, 1:3 GHz and 0:3 GHz, respectively, have
been achieved by choosing an adequate bias point and matching network, as
shown in Fig. 2.20(b). Reasonable input and ouput match coecients (jS11j
and jS22j) below -10 dB are reported for the ampliers at higher frequencies.
By optimizing the output device resistance, i.e., the contact and channel re-
sistances, a better HF performance is expected.
Circuit simulation results [81] using a semi-empirical compact model [82]
calibrated to devices from technology T1 included in in Fig. 2.20(b), show
that by reducing the content of metallic tubes in the channel, i.e., by im-
proving the output resistance, MT CNTFET-based RF ampliers are able
operate at higher frequencies achieving gains higher than 20 dB and moderate
values of matching coecients. The results of these studies without consi-
dering metallic tubes in the channel are shown in Fig. 2.20(b). Simulated
RF ampliers at higher frequencies have also been shown [83], [84] based on
other CNTFET compact model [117], [118] and circuit analysis [119] without
considering metallic tubes.
A single-stage MT CNTFET-based oscillator has been demonstrated [108]
with an oscillation frequency of 0:5 GHz in which a single inductor is used for
tuning the matching network. A more ellaborated two-stage ring oscillator has
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been recently demonstrated [109] at a similar oscillation frequency and higher
Pout due to the additional gain stage and well-designed matching networks.
The two-stage oscillator is fabricated with devices from the technology T1.
Both results are included in Fig. 2.20(a). The presence of metallic tubes in
the CNTFETs for both oscillators is again pointed out as an issue to be solved
in order to obtain higher Pout for such circuits.
Mixer circuits based on CNTFETs in the radiofrequency range have been
successfully demonstrated by exploiting the device linearity [110]-[111] [64]
[113]. Higher frequencies are obtained for the mixers using either high-purity
semiconducting CNTs [111] or well-aligned CNT arrays with semiconducting
and metallic tubes grown on quartz [113] in their devices13.
The ambipolarity feature makes CNTFETs specially attractive for fre-
quency multiplier circuits. By using devices with hysteresis highly supressed,
MT CNTFET-based frequency doublers have been demonstrated up to the
GHz regime [64], [112], [113].
The RF circuits discussed above are individual demonstrations of build-
ing blocks for RF systems using CNTFET technology. Based on these early
demonstrations of functionality of RF CNTFET -based circuits it is possible
to conceive a more sophisticated system such as a System-on-a-Chip (SoC)
involving some of them. Other works have demonstrated the incorporation of
such building blocks into actual CNT-based radio systems, starting with the
use of a CNT as the demodulator [114] and RF lter [115] in a radio receiver
and later developing more sophisticated radios with four coupled stages: two
RF-ampliers, one mixer and an audio amplier, all based on CNTFETs.
The majority of the demonstrated CNTFET applications have been a-
chieved despite technology issues inherent to CNT based transistors such as
Schottky contacts, misalignment of multiple tubes and the presence of metal-
lic tubes. While specic solutions are proposed at a circuit level such as single
biasing or challenging matching networks, the necessity to solve these tech-
nology issues at a device level is mandatory in order to consolidate CNTFETs
as one of the outstanding devices in both digital and RF applications. Thus,
appropiate models and extraction of device parameters are required in order
to optimize CNTFETs.
2.5 Key device parameters: contact resistance,
mobility and Schottky barrier height
Along the reviews given in this Chapter, technological challenges can be iden-
tied which need to be solved in order to enable high-performance CNTFETs
13s/m-ratio not reported in [110]
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for both digital and RF applications: (i) hysteresis, (ii) the ratio of metal-
lic tubes in the channel and total CNT tube density, (iii) misalignment and
bundles of CNTs in the channel and (iv) the interaction between the metal
contacts and the CNT. A close joint collaboration between modeling, tech-
nology and characterization groups is needed to overcome these issues.
Regarding challenge (i), CNTFETs with low hysteresis have been recently
reported by dierent groups [11], [30], [45]. While yielding such devices is
improved, a proper characterization, such as pulsed measurements [10], allows
to avoid, to some extent, the eect of traps causing the hysteresis, i.e., enabling
a proper modeling and performance projections.
Challenges (ii) and (iii) can be overcome by sophisticated growing and
sorting techniques [27]-[29], [111], [113], as discussed in [4], which can be
directly evaluated from the device electrical characteristics by the mobility
and channel resistance. Since for short CNTs the channel resistance is close
to its fundamental limit in CNTFETs, due to an enhanced quasi-ballistic
transport, the channel mobility plays a key role on the evaluation of DC and
high-frequency performance for both short and long channel devices. A high
channel mobility is strongly related to reduced scattering, i.e., reduced tube
crossings, impurities and bundles in the channel.
Improvements in metal-CNT interfaces (challenge (iv)) can be achieved by
chosing adecquate materials for the metal contacts [165], changing the position
of the CNT at this interface, i.e., end-bonded and side-bonded contacts [157],
or by doping the region close to the interface [1], [140]. In order to nd the
best technological technique for an improved interface, the phenomena at this
interface need to be studied. The metal-CNT interfaces are characterized by
the potential barrier formed by the dierence in band proles of contact or
coated-CNT region and the uncoated-CNT region (channel) and it can be
quantied by the Schottky barrier height and contact resistance. The proper
characterization of these two parameters can lead to a proper improvement of
the interface, i.e., to ease the technology process thanks to a reliable modeling.
In order to benet from the extraordinary intrinisc properties of CNTs,
such as the extraordinary mobility, the impact of the Schottky barrier height
and the contact resistance must be reduced in CNTFETs. A proper character-
ization is needed for these key device design parameters to help the technology
development at a device level. In the next Chapters, a detailed revision of the
Schottky barrier height, the contact resistance and mobility in CNTFETs is
presented, as well as proposed reliable methodologies to extract such parame-
ters.
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Chapter 3
Schottky barriers in
CNTFETs
The potential distribution at the metal-CNT interface is dierent from the one
found in conventional three-dimensional (3D) metal-semiconductor interfaces
[156], [158] since the doping used in the latter to form ohmic contacts is
missing in 1D-interfaces. The reduced dimensions of the CNT channel enables
a limited contact area, leading to a formation of bonds dierent from the ones
present in 3D materials and to a possible connement of exchanged charge
close to the contact [156]. Furthermore, additional circumstances could lead to
the current-rectication found in fabricated CNTFETs [21], [141], [180], [181],
[200], i.e., to a Schottky-like contact, and while it is challenging to identify
the exact mechanisms behind the non-linear current conduction across the
interface, it is possible to study the current-voltage behavior itself and draw
conclusions from the impact of the interface properties.
In order to get access to the remarkable intrinsic properties of CNTs [142],
having ohmic-like contacts is a highly desirable feature for CNTFETs. How-
ever, due to technological constrains, a reliable reproducibility of these kind
of devices is still missing. CNTFETs with Schottky-like contacts (SB CNT-
FETs) are still the most common type of devices in the current stage of the
technology [20], [21], [35], [148], [149] rather than devices with ohmic-like
contacts which are less likely to be found [147].
In general, two main interfaces are involved in the process of carrier injec-
tion into the CNT channel of CNTFETs: (i) the interface between the section
of the CNT which is coated by the metal contact (coated CNT) and the sec-
tion of the CNT acting as the channel of the device (uncoated CNT), and (ii)
the interface between the metal material contact and the coated CNT. Both
interfaces strongly impact the performance of CNTFETs. These interfaces
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are shown in Fig. 3.1. While the latter interface will be discussed in Chapter
4, the rst will be analyzed in this Chapter.
Interface metal-coated CNT
Interface coated-uncoated CNT
Uncoated CNTCoated CNT
Contact
Figure 3.1: Internal device interfaces involved in the CNTFETs carrier injec-
tion process. (Only one contact is shown).
At the coated-uncoated CNT interface, a change of the electronic struc-
ture of the metal-coated tube portion due to the interaction with the metal
material can induce a potential step (barrier) [143], [144], [145]. An important
contribution to the height of this potential step is the Schottky barrier (SB)
height SB. Additionally, the interface between the metal-coated CNT and
uncoated CNT region will be acknowledged as the metal-CNT contact.
The extraction of the Schottky barrier height of CNTFETs is a critical
issue since it could aid to either a development of semi-empirical models or
to a validation of sophisticated physics-based models. Furthermore, a proper
characterization of this parameter is critical to assess improvements in this
recent technology. A reliable extraction method of SB for CNTFETs is then
needed.
In this Chapter, the properties of the interface between metal material
contacts and CNTs are discussed rst as well as the type of contacts pro-
duced by this interaction. Then, dierent methodologies for the extraction of
Schottky barrier heights found in the literature are discussed, emphasizing on
activation energy-based methods from which a Landauer-Buttiker-equation-
based method is proposed. The latter is applied to synthetic and experimental
data and a novel test structure based on this method is proposed which eases
the extraction of SB. Finally, a discussion about the ndings of this key
device design parameter is presented.
3.1 Metal-CNT contacts
Theoretical sophisticated models based on electrostatics [158]-[160], density
functional theory (DFT) [161], tight binding calculations [162] or a combi-
nation of DFT and non-equilibrium Green functions [163]-[165] have been
developed in order to obtain a better understanding of the properties and
mechanisms involved in metal-CNT contacts. In addition to this, experi-
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mental observations have provided a qualitative picture of the metal-CNT
interface from which some general conclusions can be obtained. While sophis-
ticated atomistic models are out of the scope of this work, the considerations
drawn from experimental data are analyzed next.
Experimental studies have been performed in order to show the depen-
dence of SB on dierent technology parameters such as the contact material
[37], [38], the diameter of the CNT [35], [146] or doping concentration [147],
[200]. As an illustrative example for some experimental results are shown in
Fig. 3.2 and discussed next.
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Figure 3.2: (a) Experimental transfer characteristics of CNTFETs showing
dierent contact types for dierent material contacts. Data taken from [37].
(b) Experimental data taken from from [35] showing the diameter dependence
of the drain current ID measured at VDS = VGS   Vth =  0:5 V.
By using dierent material contacts, such as Pd, Ti or Al, the contact
type of CNTFETs is changed, as shown in Fig. 3.2 (a). For Pd-contacted
CNTFETs, the device is switched-on with a negative gate-to-source voltage,
indicating a hole dominated transport, i.e., a p-type contact is formed. In
contrast, in the devices with Al contacts, electron transport prevails, i.e., an
n-type contact is realized. The device contacted with Ti shows an ambipolar
behaviour where no dominant carrier type is identied, i.e., an i -type contact
is obtained. From these experiments it can be seen that the contact metal
determines the conduction type.
In addition to this, Fig. 3.2 (b) shows the sensitivity of the drain current
ID of devices contacted with dierent materials and dierent CNT diameters.
ID improves with larger diameters and degrades as the diameter is reduced.
A direct relation between the CNT diameter and this transistor characteristic
can be also observed.
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From the experimental results discussed above, it can be inferred that the
characteristics of the environment surrounding the metal-CNT interface, such
as contact material and tube diameter, impact the device behaviour signif-
icantly. This resembles the Schottky-Mott approach [150], [151] for metal-
semiconductor interfaces which describes the inuence of the metal and chan-
nel over the potential barrier formed at this interface.
3.1.1 Schottky-Mott approach
In the traditional Schottky-Mott approach, the Schottky barrier height for
electrons (holes) SB;n(p) can be seen as the dierence between the Fermi
level EF and the value of the conduction (valence) band EC (EV) of the CNT
at the interface between the metal coated and uncoated tube portion as de-
picted in Fig. 3.3 where sketches of the band diagram at this interface are
shown at a representative VGS in the linear regime for devices with dierent
type of contacts. The two transport mechanisms in the linear regime in CNT-
FETs (see Section 2.3.3), thermionic Ith and tunneling current Itun, are also
indicated in Fig. 3.3 .
For n-type devices, SB;n < SB;p as illustrated in Fig. 3.3 (a), while the
opposite, SB;n > SB;p, occurs for p-type (Fig. 3.3 (b)). For i -type devices
however, SB;n  SB;p (Fig. 3.3 (c)). For practical purposes, in this and
further discussions, the metal-coated CNT portion is taken as the metal part
of the interface and the uncoated CNT portion as the semiconductor channel,
unless stated otherwise.
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Figure 3.3: Band proles showing the Schottky barrier height for electrons
SB;n and holes SB;p at the interface of the coated and uncoated CNT re-
gions in an (a) n-type, (b) p-type and (c) i -type CNTFET contact. The
conventional denition for the metal-semiconductor contact [150], [151] has
been followed. The band proles correspond to a bias point in the linear
regime.
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According to this rst theoretical description, the Schottky barrier height
for electrons and holes is given by Eq. (3.1),
SB;n = m   CNT; (3.1a)
SB;p = Eg   (m   CNT) ; (3.1b)
where m is the metal work function, CNT is the electron anity of the CNT
and Eg is the band gap.
In conventional semiconductors however, it has been observed that the
Schottky barrier height has a weak or even negligible dependence on the
metal work function [152]-[154], a phenomenon known as Fermi level pinning
attributed to interface states. In CNTFETs, the interface states are between
the metal-coated and uncoated CNT [155]. An extensive review of this phe-
nomenon can be found in [156].
Even though it is an open discussion whether the Fermi level pinning is
present or not at the metal-CNT interface, an evaluation of results obtained
during the last years presented in [157] suggests that the relation between
the metal work function and the Schottky barrier height can not be entirely
described by the Schottky-Mott model neither. This can be seen in Fig. 3.4
where SB of dierent metal-CNT contacts is plotted over the corresponding
m taken from experimental data available in the literature and from results
of this work presented in Section 3.6.
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Figure 3.4: Schottky barrier height as a function of the metal work function
for fabricated metal-CNT interfaces. Contact materials are indicated on the
top of the plots at the corresponding value of m. Adapted from [157].
The values of SB collected in Fig. 3.4, obtained with extraction methods
without an explicit direct relation to m [157], [202], are not close to follow the
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trend of the results predicted by the Schottky-Mott theory represented with a
dashed line, i.e., by an unpinned Fermi level. In addition to this, atomistic and
numerical device simulation studies suggest that the Schottky-Mott theory
could not be valid for a large variety of metals in metal-CNT interfaces [165].
However, the work function dierence can still be an indication of the expected
FET type (n- or p-) [165], [87].
Some studies involving metal-CNT contacts have reported values for Schot-
tky barrier heights based on the Schottky-Mott approach [171], [188]. Addi-
tional exhaustive studies have also reported m and EF, based on this basic
representation of the interface. In these studies, instead of reporting these
values as an absolute quantication of these parameters, they are considered
as a guideline to characterize dierent eects such as band-bending or doping
of the metal-CNT interface [165].
3.1.2 Weakly, intermediate and strongly interacting me-
tals
The Schottky-Mott model is still a useful guide to obtain qualitative infor-
mation of metal-CNT interfaces. While a reliable quantication of SB can
not be provided by such model, numerical and atomistic simulations of metal-
CNT interfaces have shown that a relation of work functions can be used to
describe the way the metal interacts with the CNT at the interface, i.e., the
contact type, which is supported by experimental observations [164], [165],
[87].
The local density of states (DOS) obtained from atomistic simulations
of CNTFETs in thermal equilibrium using three dierent contact materials:
Pd, Al and Ti, are shown in Fig. 3.5 [164], [165]. The band diagrams are
represented in the plots by solid lines. The vertical dashed lines indicate the
metal-CNT interface, while the Fermi level is indicated by a dashed horizontal
line in each plot.
The electronic properties of the CNTs are changed due to the interaction
between the metal and the CNT. The interaction strength, aected by the
distance between metal and carbon atoms [165], denes the contact type as
follows.
For Pd contacts (Fig. 3.5(a)), the DOS of the coated CNT remains almost
unchanged, thus the interaction between the metal and the CNT is weak.
Also, a slight change in the band gap is barely appreciated in the coated
CNT region, however, the interaction induces a doping in this region, i.e.,
the Fermi level is shifted close to the valence band, enabling a dominant
hole transport, as seen in the experimental results in Fig. 3.2(a) for Pd-
contacted CNTFETs. In general, in this type of contacts, the type of doping is
conditioned by the dierence of m and the CNT work function CNT (=5 eV)
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Figure 3.5: Local density of states of CNTFETs with (a) Pd, (b) Al and (c)
Ti contacts. Data obtained from atomistic simulations described in [165].
[165], i.e., resembling the Schottky-Mott picture. The metals changing the
characteristics of the coated CNT region in this way are identied in this
work as weakly interacting metals (wim) and they can form either n- or p-
type contacts.
In contrast, a Ti contact strongly interacts with the coated CNT region, as
shown in Fig. 3.5(c) where a constant DOS is observed in the coated region,
furthermore, the bandgap in this part is wiped out, i.e., the coated CNT
is completely metallized. The Fermi level in the channel is pinned within
the band gap. Electrons and holes with sucient energy to overcome the
corresponding potential barrier contribute to the total current, enabling an
ambipolar behaviour, as seen in Fig. 3.2(a) for fabricated CNTFETs with
Ti contacts. These kind of metals are classied here as strongly interacting
metals (sim).
Intermediate interacting metals (iim) such as Al, induce a considerable
change in the band gap of the coated CNT regions without metallizing it
completely, as shown in Fig. 3.5(b). The band edges are strongly shifted,
so there are available states at a given energy. The closeness of the Fermi
level to the conduction band enables electron transport, explaining the n-
type transistor behaviour shown in the experimental results of Al-contacted
CNTFETs shown in Fig. 3.2(a).
In Table 3.1, the metal work function is listed for dierent metals. The
contact type dened by the the interaction strength of each metal with the
CNT is also included, the latter has been obtained by a similar analysis as
the one presented above of atomistic simulations of the dierent metal-CNT
interfaces [165].
For all type of contacts, the electronic characteristics of the coated CNT
region change in dierent way in relation to the uncoated CNT region. While
for wim contacts the band gap in the coated region is slightly changed, in
iim it is changed drastically and in sim contacts it is totally elminated. How-
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Table 3.1: CNT-metal contact properties [165].
Al Sc Ti Cr Ni Cu Rh Pd Pt Au
m
(eV)
4.10 3.53 4.46 4.85 5.17 4.85 5.23 5.09 5.68 5.05
type iim
wim
n-
sim
wim
n-
sim iim iim
wim
p-
wim
p-
iim
ever, doping in the coated CNT varies strongly in all type of contacts. A
quantication of this doping can be found in [165] by means of the dierence
between the Fermi level and the center of the band gap. The closest empiri-
cal model capturing these eects is an heterojunction contact model, which
embraces band gap modulation and local DOS across the interface between
metal coated and uncoated CNT regions.
A reliable heterojunction contact model is implemented in the numerical
device simulator COOS (see Appendix A) used in this work [144] which has
been justied by atomistic simulation results of wim, iim, and sim contacts
as shown above [164]-[166] and by experimental calibration. Sketches of the
band proles implemented in COOS for the dierent contacts are shown in
Fig. 3.6. These can be associated to the results discussed above for Pd, Al
and Ti contacted CNTFETs and shown in Fig. 3.5.
E
(eV
)
x (nm)
coated
CNT
uncoated
CNT
EF
Ec
EvSB,p
wim contact
E
(eV
)
x (nm)
coated
CNT
uncoated
CNT
EF
Ec
Ev
SB,p
iim contact
E
(eV
)
x (nm)
coated
CNT
uncoated
CNT
EF
Ec
Ev
SB,p
sim contact
(a) (b) (c)
Figure 3.6: Band proles of CNTFETs simulated in COOS with the contact
types classied according to the interaction strength between the metal and
the CNT: (a) wim contact, (b) iim contact and (c) sim contact.
Additionally, fabricated devices have been accurately modeled with COOS
by tting the contact model parameters. This excellent agreement between
experimental and simulation data has been shown at dierent length scales,
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e.g., for a 9 nm long CNTFET [22] in [205], for a 50 nm long CNTFET [36]
in [144] or for a 700 nm long CNTFET as shown in [21] and [121].
Metal-CNT interfaces in CNTFETs can be qualitatively described by fo-
llowing the approach described above where some contact properties, such as
SB, are used as tting parameters. A comparison with reliable SB values
obtained with other methodologies could validate this contact model para-
meter. Besides the benet for validation of simulation models, by knowing
the value of SB extracted from experimental data of individual CNTFET
structures would also be a guideline to technology improvements.
The discussion about the metal-CNT interface is still an open topic, thus,
a quantitative reference is needed in order to validate sophisticated contact
models or guide a technology trend. Therefore, dierent extraction methods
for SB have been proposed. The advantages and drawbacks of some of them
are discussed in the next Section.
3.2 Review of Schottky barrier height extrac-
tion methods for metal-CNT interfaces
The Schottky barrier height is a key parameter of the metal-CNT interface
which can not be obtained directly from the electrical characteristics. Reli-
able measurements and solid underlying theory are needed in order to ensure
a reliable extracted value of SB. Diverse experimental techniques have been
proposed to obtain this interface parameter. Such techniques involve dier-
ent measurement equipment and test structures as well as post-processing
experimental data. Some of the techniques found in the literature for the SB
extraction in metal-CNT interfaces are qualitatively presented and discussed
in this Section.
3.2.1 Fitting methods
Dierent research groups have reported values of SB for CNTFETs which
are obtained by using it as a tting parameter in a wide variety of atomistic,
numerical or compact models which are calibrated with experimental transis-
tor characteristics [21], [35], [121], [143], [144], [164]-[166], [205]. In order to
obtain a reliable value by this method, SB should be the only parameter or
among the few tting parameters of the model.
The heterojunction contact model, implemented in the numerical device
simulator used in this thesis (see Appendix A), described in the last part of
Section 3.1 is used in [21] [121] [144], [164]-[166], [205] where numerical device
simulation results are tted to experimental transfer and output characteris-
tics over dierent VGS and VDS of transistors with dierent contact metals.
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Although a good agreement between simulation and experiments is obtained
in all cases, an initial estimation for SB is needed in order to ease the -
tting procedure. In addition, SB is not a unique tting parameter in the
adjustment procedure.
In [35] and [143], SB is estimated for metal-CNT contacts with dierent
metal work functions (Pd, Ti, Al) and CNT diameters by tting the simula-
ted transfer characteristic to experimental results in the on-state region. The
simulation is performed with a so called extended Schottky barrier model im-
plemented in a self-consistent Schrodinger-Poisson solver. While the model is
just described qualitatively, it is explicitly stated that the only adjustable pa-
rameter is SB. From these results, a relation between SB and tube diameter
is established (see Fig. 3.2), an important contribution to a comprehensive
picture of the metal-CNT interface.
While a value of SB can be obtained following these type of procedures,
the uncertaintity of its physical meaning relies on the number of tting pa-
rameters and accuracy and robustness of the given model.
3.2.2 Capacitance-voltage method
Among the most common techniques to extract SB in metal-semiconductor
interfaces is the capacitance-voltage (CV ) method. This method introduces a
simplied picture of the metal-semiconductor interface, in which the depletion
region formed in a Schottky barrier can be interpreted as a parallel plate
capacitor. The corresponding capacitance would decrease as the depletion
width increases due to a reverse bias. From this representation, and following
the general capacitance-voltage relationship for Schottky diodes [152], [167],
a plot of C 2 over the reverse bias voltage is obtained and, if the electrical
contact area, is known SB can be extracted from the corresponding voltage
of the intercept with the x-axis at C = 1 where at-band conditions are
expected [168].
However, some drawbacks of this method can be identied. For devices
with low SB, at a reverse bias voltage the presence of large o-state currents
leads to an inaccurate extraction of the capacitance which can mislead the
SB-extraction. In addition, it has been demonstrated that the CV -method
only extracts an accurate value of SB for ideal contacts [167], i.e., without
the consideration of barrier lowering eects, a possible phenomenon in metal-
CNT contacts.
Moreover, test structures with large contact area (10  10 µm2) are ty-
pically required to perform CV measurements in silicon-based devices [169].
Using the same test structure for CNTFETs would imply having several iden-
tical CNTs placed in parallel in order to cover the contact area, making it
more challenging to perform capacitance measurements in CNTFETs with
the conventional test structures. One way to overcome this issue in metal-
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CNT interfaces would be to fabricate special test structures with reduced
contact areas. However, the physical contact area needed to calculate the
voltage for at-band conditions is dicult to determine.
It is worth to point out that successful measurements of the low capaci-
tance (tens of aF) of the depletion region in a metal-CNT interface in a ST
GBG CNTFET with a channel  500 nm have been performed by using a
sensitive capacitance bridge at 77 K and 1 kHz in [169]. The measured ca-
pacitances then have been matched by numerical simulation results from a
Schrodinger-Poisson solver [170] in which SB is used as a tting parame-
ter. Ti, Nb and Cr contacts have been studied and the corresponding SB
are reported, showing a metal work function dependent capacitance. There-
fore, even though successful CV -measurements in metal-CNT interfaces have
been performed, SB has not been extracted with the CV -method but from
a tting process based on matching the experimental drain-to-source voltage
dependent capacitance with the Schrodinger-Poisson solver [169]. The need of
including a tting process could be mainly due to the diculties to estimate
the electrically active contact area in a metal-CNT interface, a mandatory
parameter to extract SB with the CV method.
3.2.3 Photoelectric eect-based methods
Schottky barrier heights can also be obtained by exploiting the photoelectric
eect: when light is radiated over the metal contact region, electrons in the
contact are excited due to the interaction with the incident photons. If the
incident photon energy is increased, the excited electrons from the metal will
eventually be emitted over the Schottky barrier at a certain energy threshold
corresponding to the Schottky barrier height [156], [174].
Emited electrons over the Schottky barrier in metal-CNT junctions have
been proved by using photocurrent microscopy [175]-[178]. Although the de-
pletion region has been imaged in some of these studies and its width has
been reported, no quantitative estimation of the Schottky barrier height has
been obtained.
The investigation of the photo-response of CNT based devices has been
focused on their potential for optoelectronics [179] rather than on character-
izing device parameters such as Schottky barrier heights. Even when this
method implies complex equipment, precise optical measurement techniques
can be used to complement other extraction methodologies to ensure a reliable
extraction of Schottky barrier heights at metal-CNT interfaces.
3.2.4 Analytical model-based methods
In contrast to numerical models, such as those used in the methods discussed
above, analytical models including potential barrier parameters, such as the
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Schottky barrier height, can properly describe the transport mechanisms at
dierent bias regimes in a device. Therefore, by having a reliable current
expression describing experimental data, the extraction of SB can be enabled
from, e.g., the device transfer characteristic.
In conventional devices, i.e., in 3D metal-semiconductor interfaces, a widely
used SB extraction method based on subthreshold current-voltage charac-
teristics at dierent temperatures is the activation energy method (AEM).
AEM is based on the thermionic emission of carriers over a potential barrier
in a Schottky diode, and it has been extensively applied to other electronic
devices including, at some extent, CNTFETs. Although, the validity of con-
ventional AEM for CNTFETs could be questionable, alternative extraction
methods with dierent underlying current expressions or including additional
test structures can be derived following a similar procedure to AEM. In the
following Section, a more physics-based sophisticated extraction method re-
sembling AEM will be extensively discussed and applied to simulation and
experimental data of CNTFETs.
3.3 Activation energy-based methods
In the SB extraction methodology discussed in Section 3.2.1, the extraction
of the Schottky barrier height in metal-CNT interfaces is performed by tting
simulation results to experimental data while tuning SB in the correspon-
ding model. On the other hand, the methodologies presented in Sections 3.2.2
and 3.2.3 provide an insight on SB and other characteristics of the interface
via experimental observation. It requires however, the fabrication of special
test structures and sophisticated measurement equipment. Additionally, the
reliability of SB obtained by tting numerical models depends on the accu-
racy of such models to describe physical eects which in some cases is not
as straightforward as in analytical models. Therefore, a methodology which
allows to extract SB with a physics-based analytical model and standard DC
measurements from individual transistors is preferred.
Variants of a suitable method depending only on the temperature and bias
conditions of individual devices have been widely used by dierent groups in
the last years for SB extraction in CNTFETs [180]-[192]. This so-called acti-
vation energy method (AEM) is based on the analytical Richardson equation
of the electron current thermionically emitted over a Schottky barrier between
two bulk materials [193]. Related theory and methodology are discussed next.
3.3.1 The Richardson equation in N-dimensions
The potential barrier height plays a more important role in the subthreshold
region rather than in other bias regions of a transistor, i.e., when thermionic
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current dominates the transport. Thus, a straightforward extraction of this
parameter is obtained from a model describing the thermionic injection pro-
cess. In general, this model is the Schottky diode equation derived from
Richardson equation [193] which is generalized for a number N of dimensions
(Ds) as follows [194].
Let's consider a metal-semiconductor interface in N dimensions with an
(N   1)D surface of size A(N 1)D perpendicular to the carrier injection di-
rection x. Carriers with a veloctiy up to v = ~~k=m travel a distance vt
perpendicular to the surface of N volume A(N 1)Dvt in a time t. The N
volumetric carrier concentration nND denes the charge as qnNDA(N 1)Dvt.
Thus, the charge leaving the (N  1)D surface in a unit time, i.e., the current
density, is qnNDv, which in k-space, is fundamentally dened as [194]
JND =
Z
k1
  
Z
kN
qvnND(~k)d~k =
Z
k1
  
Z
kN
q
~kN
m
2f(~k)
1
(2)
N
d~k; (3.2)
with the Fermi-Dirac distribution given by
f(~k) =
"
exp
 
  (~
2=(2m))(~k21 +   + ~k2N)  EF;ND
kBT
!
+ 1
# 1
; (3.3)
where EF;ND is the Fermi level. Notice that
h
~2(~k21 +   + ~k2N)=2m
i
 
EF;ND  kBT is considered. Evaluating the integral and neglecting the one
in the denominator by assuming Boltzmann statistics, the ND Richardson
equation reads [194], [195]
JND = A

NDT
(N+1)=2 exp

 qBH
kBT

(3.4)
where the Richardson constant for N-dimensions is given by [194], [195]
AND = 2
(N+1)=2(N 1)=2m(N 1)=2qk(N+1)=2B h
 N: (3.5)
Based on Eq. (3.4), the thermionic emission of electrons overcoming a
potential barrier in N-dimensions, i.e., the ND Schottky diode equation is
obtained as [193]
I = A(N 1)DANDT
(N+1)=2 exp

 qBH
kBT

exp

qV
nkBT

1  exp

  qV
kBT

;
(3.6)
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where n = (1 @BH=@V ) 1 is the ideality factor, BH is the potential barrier
height, T is the temperature of the semiconductor and V is the applied voltage
between the two terminals.
The ideality factor measures of the change of the Schottky barrier height
due to applied voltages, i.e., it includes barrier lowering eects. It deserves
special attention since it is one important source of error of this method which
is rarely reported. In the extraction of BH for metal-CNT interfaces reported
in dierent works [180]-[192], the ideal case (n = 1) has been considered. This
idealization implies that the Schottky barrier remains unaected by internal
electrical elds. In real devices however, barrier lowering eects can be present
at the interface.
In [167], a theoretical expression to obtain the ideality factor as a function
of internal capacitances is given. However, these capacitances are extremely
challenging to be measured and n remains again unclear at rst sight. In this
work, the ideal case when n = 1 is also considered and then, a small margin
of error can be expected in the extracted value.
Eq. (3.6) describes the injection of carriers over a potential barrier in N-
dimensional two-terminal devices. For a given metal-semiconductor interface
in conventional electronic devices, e.g., silicon based technologies, the ca-
rriers are injected from a volumetric region in the metal contact into ano-
ther volumetric region in the channel (or viceversa), leading to a region of
approximately tens of µm3 involved in this interface. Thus, a 3D system is
considered for those cases, i.e., the well-known Schottky diode equation is
obtained by using N = 3 which reads
ID = A2DA

3DT
2 exp

 qBH
kBT

exp

qV
nkBT

1  exp

  qV
kBT

; (3.7)
where A3D is the eective contact area and the 3D-Richardson's constant is
obtained by using N = 3 in Eq. (3.5).
In this work, the applied voltage V corresponds to the drain-to-source
voltage VDS and the thermionic current I is treated as ID. This does not
mean however, that VGS has no impact on BH. On the contrary, VGS in-
uences the energy level of the conduction band in the CNT and thus a VGS
enabling a minimum dierence between the Fermi energy level of the contact
and the lower nearest point of the conduction band in subthreshold regime
is chosen. The potential barrier height is related to the actual Schottky ba-
rrier height SB as shown later in this work. Since Eq. (3.7) describes only
electron thermionic injection, it is associated to the subthreshold region of an
n-type transistor. Similar expressions for holes can be obtained by following
the same procedure.
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In the metal-CNT interface scenario however, a discussion about the num-
ber of dimensions, i.e., the value of N in Eq. (3.6), at which the injection of
carriers occurs is missing in the literature. Multiple studies have extracted
SB by using Eq. (3.7) as the underlying expression for the methodology
extraction, i.e., a 3D case is considered without further considerations [180]-
[192].
CNTs usually have a diameter between 1 nm to 2 nm [35], leading to surface
areas between 0:7 nm2 to 1:8 nm2 at the circular edge of the tube1. Addition-
ally, recent experiments have shown that the carriers are injected from the
contact into the CNT over a width up to 100 nm [51], [165]. Then, rough
calculations show that the volumetric region2 at which the carriers are injected
at the metal-CNT interface is not bigger than 180 nm3, a region signicantly
smaller than in silicon based devices. In addition to this, the ballistic transport
properties of the CNTs suggest to consider the metal-CNT interface as a
quasi-1D-system, i.e., N! 1.
Therfore, by using N = 1 in Eqs. (3.5) and (3.6), the thermionic current
expression at the subthreshold regime in 1D devices is given by
ID = A0DA

1DT exp

 qBH
kBT

exp

qVDS
nkBT

1  exp

 qVDS
kBT

; (3.8)
in which a linear temperature dependence, rather than a quadratic depen-
dence, can be identied, as stated for 1D systems [194], [195]. Notice the
parameter A0D which has a mathematical validity but no physical meaning.
The potential barrier height can be then obtained from a relation between
current and applied voltages at dierent temperatures using either Eq. (3.7)
or Eq. (3.8). Since this method identies the minimum thermionic energy
carriers need in order to overcome a potential barrier, it is labeled as the
activation energy method (AEM). In this work, the extraction method based
on Eq. (3.8) is identied as 1D-AEM while the extraction method based on
Eq. (3.7) is labeled as 3D-AEM.
Surprisingly, only [146] has reported results with 1D AEM, however, no
discussion nor comparison with 3D AEM has been provided.
The dierence between the two approaches, 1D and 3D cases, becomes
evident by comparing the approximated expressions obtained for the potential
barrier height, after certain considerations3, from Eqs. (3.7) and (3.8), which
yields
1Obtained as (dCNT=2)
2 (dCNT=2  b)2, with the thickness b of the tube shell equal
to 0:34 nm
2Obtained by multiplying the maximum surface area with the reported injection width
3See how Eq. (3.23) is obtained
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BH 
(
  kBq @[ln(ID) ln(2T)]@T 1 + VDS; using 3D AEM;
  kBq @[ln(ID) ln(T)]@T 1 + VDS; using 1D AEM:
(3.9)
Thus, an overestimation of the potential barrier height is obtained if 3D
AEM is applied to 1D systems such as the metal-CNT interface. Further
discussion and results of these dierences are given in Section 3.4.2.
Variants of AEM
As a rst immediate extraction, using Eq. (3.8), the barrier height can be
estimated by extrapolating the plot of lnfID= [1  exp ( qVDS=kBT )]g over
VDS to VDS = 0 . However, this extraction is only possible if the electrically
eective contact area is known, a parameter challenging to identify in real
devices since most of the times it diers from the geometrical contact area
[152]. Thus, this simple and direct extraction is unlikely to be applied to
metal-CNT interfaces.
Another approach to extract BH is by dening the saturation current
ID;sat in the underlying current expression, so Eq. (3.8) can be written as
ID = ID;sat exp

qVDS
nkBT

1  exp

 qVDS
kBT

; (3.10)
where ID;sat corresponds to
ID;sat = A0DA

1DT exp

 qBH
kBT

: (3.11)
This last expression can be rewritten as
ln

ID;sat
T

= ln (A0DA

1D) 
qBH
kBT
; (3.12)
then, by plotting in an Arrhenius plot the dependence on T 1 of Eq. (3.12),
BH can be extracted from the corresponding slope while the product of the
Richardon constant and the electrically eective contact area can be identied
from the intersection with the y-axis of this plot. For this methodology, a
precise determination of ID;sat at dierent temperatures is required. This
determination is often performed by further extrapolation and/or simulation
of the device characteristics, thus, resembling to tting methods discussed in
Section 3.2.1. Since an extraction of BH without the prerequirement of a
given model is pursued, this method based on identifying ID;sat is discarded
in this work as well.
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3.3.2 The Landauer-Buttiker equation
Although already useful for practical purposes of metal-CNT interfaces, 1D
AEM is based on a modied Schottky diode equation for 3 dimensional in-
terfaces rather than on an expression associated to 1D transport. A more
straightforward and suitable expression for SB extraction in 1D channels is
the Landauer-Buttiker equation given by Eq. (2.20) which relates the electron
current in quasi-ballistic devices, such as CNTFETs, to the electron transmis-
sion probability.
A simplied Landauer-Buttiker equation, considering quasi-ballistic trans-
port and only the rst subband for pure thermionic electron current in the
subthreshold regime, can be expressed as [17]
Isubth =
4q2
h
VtTth;e [ln (1 + cc(EF;S))  ln (1 + cc(EF;D))] ; (3.13)
where Vt = kBTq
 1 is the thermal voltage, Tth;e an eective thermionic
transmission probability and the function cc is given by
cc(E) = exp

 Ecc   E
kBT

(3.14)
where
Ecc = q [BH   nq;g(VGS   VFB)  nq;dVDS] (3.15)
is the current control energy dened as the minimum energy for which the
transmission through the device is not zero. Typically, the current control
energy point is associated to the minimum of the conduction band. Notice
that the last term in Eq. (3.15), i.e., nq;dVDS, generally neglected in other
works, is considered here.
If Ecc   E & 3kBT , a Taylor series expansion leads to ln(1 + cc)  cc.
Thus, by replacing terms, Eq. (3.13) can be written as
Isubth 
4q2
h
VtTth;eexp

nq;g
Vt
(VGS   VFB) + nq;d
Vt
VDS   BH
Vt

; (3.16)
where nq;g and nq;d are the gate and drain coupling coecients, VGS and
VDS the gate-to-source and drain-to-source voltage, respectively, and BH the
potential barrier height. A similar expression can be derived for the hole
current by following a corresponding procedure. It can be seen that Eq. (3.8)
is equivalent to Eq. (3.16), however, the latter is fundamentally closer to
describe the internal physical phenomena in metal-CNT interfaces.
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The Schottky barrier height can then be extracted from the value of BH
in Eq. (3.16) at at-band conditions, i.e., SB is considered as the minimal
thermionic energy at which carrier transport over the barrier is activated4.
This proposed extraction method is named 1D Landauer-Buttiker-equation-
based-method (1D LBM) [202] and it is the SB extraction methodology used
in this work unless stated otherwise. 1D LBM is explained next.
3.3.3 SB extraction methodology
In order to ilustrate the extraction methodology in detail, it is exemplied
with synthetic data obtained from a numerical device simulator (COOS-DD).
More details on the simulator can be found in the Appendix A. The simulated
device is an n-type ST BG CNTFET with a (23,0) CNT. The channel length
Lch and gate length Lg of the device are 200 nm and 180 nm, respectively.
A cross section of the device and a list of geometrical parameters can be
found in Fig. 3.9 and Table 3.2, respectively. The device is simulated with
a reference Schottky barrier height SB;ref equal to 0:2 eV at T varying from
200 K to 500 K in steps of 50 K. The bias voltages have been set as VGS varying
from  0:1 V to 1 V and eight VDS from 0:1 V to 2 V. Tunneling mechanisms
are enabled unless stated otherwise. The starting point of 1D LBM is the
transfer characteristic associated to the corresponding model, i.e., Eq. (3.16)
for the subthreshold region of the curve. For this simulated device, the transfer
characteristic is shown in Fig. 3.7(a) at 300 K and 500 K.
In the following analysis, Tth;e is considered approximately equal to 1, a
true condition for quasi-ballistic devices. Additionally, a weak dependence on
temperature and bias of nq;g is expected due to the negligible charge carrier
density along the channel in the subthreshold region. While nq;g can be
calculated from the subthreshold slope with Eq. (3.16), its actual value does
not aect the extraction technique. An electrostatic coupling between the
drain contact and the channel might lead to drain-induced barrier lowering
(DIBL) which shifts the transfer curve along the VGS axis while changing VDS.
This phenomenon is captured by nq;d.
After rearranging terms in Eq. (3.16), a suitable relation of the tempera-
ture dependence of the subthreshold drain current is obtained as
ln

I subth
T

 ln

4qkB
h

+
q
kB

1
T
(nq;g (VGS   VFB)  BH   nq;dVDS)

;
(3.17)
which is represented as an Arrhenius plot of ln(I subth T
 1 ) over T 1. A similar
Arrhenius plot considering ID for the simulated device under study is obtained
4A similar concept found in the description of AEM
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Figure 3.7: Simulation data obtained with COOS-DD for a single-tube BG
CNTFET with Lch = 200 nm and Lg = 180 nm. (a) Transfer characteristics
at 300 K and 500 K. (b) Arrhenius plot for four dierent gate voltages at
VDS = 1 V calculated from the transfer characteristics. (c) Slope of the curves
in the Arrhenius plot over drain voltage. Only curves for four gate voltages
are shown. (d) Potential barrier height over gate voltages. The dashed line
shows the linear extrapolation. The at-band voltage and Schottky barrier
height extracted with the two approaches used in this work are marked in
the plot, as well as the reference value obtained from the simulation data.
Subindices i and ii in (d) are explained in Section 3.3.4.
for dierent VGS in the subthreshold region at each VDS as shown in Fig.
3.7(b).
The derivative of Eq. (3.17)  yields
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 =
@
h
ln

I subth
T
i
@T 1
 q
kB
[nq;g (VGS   VFB)  BH   nq;dVDS] ; (3.18)
and plotted in Fig. 3.7(c) over VDS at the corresponding VGS. It is worth to
notice that nq;d can be determined from Eq. (3.18), i.e., from these plots, an
improvement of this methodology in contrast to AEM where this calculation
is not possible. The potential barrier height at each VGS is obtained from the
point at which the linear extrapolation of these curves crosses the y-axis (this
step could be skipped for nq;d = 0), which becomes evident after rearranging
Eq. (3.18) for BH such as
BH   kB
q
+ nq;g (VGS   VFB)  nq;dVDS (3.19)
A plot showing the VGS-dependence of BH is obtained from this data (see
Fig. 3.7(d)). As long as the current is purely thermionic, i.e., at jVGS  VFBj,
BH depends linearly on VGS which can be described by
BH  SB   nq;g(VGS   VFB); (3.20)
where nq;g is dened by Eq. (2.32) which involves the device electrostatic and
tube capacitances. The onset of tunneling current for increasing VGS leads to
a deviation from this linear dependence [181], [196]. The voltage which marks
this onset is VFB and the Schottky barrier height SB is identied with BH
at this bias point. In general, the identication of VFB could be challenging
due to multiple apparent linear regions or noisy experimental data.
After following a similar procedure and applying certain considerations5,
corresponding equations for N-dimensional AEM can be derived from Eq.
(3.6). These equations are shown next for comparison purposes:
ln

ID
T (N+1)=2

 ln  A(N 1)DAND+ qkBT ( BH + VDS); (3.21)
 =
@

ln
 
ID
T (N+1)=2

@T 1
 q
kB
( BH + VDS): (3.22)
BH   kB
q
@

ln
 
ID
T (N+1)=2

@T 1
+ VDS: (3.23)
5Eq. (3.21) is obtained from Eq. (3.8) by considering n = 1 and by using the approxi-
mation ex   1  ex
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Notice that while the methodology resembles AEM, 1D LBM, which uses
Eq. (3.16) for extracting the parameters, better ts the transport physics in
1D nanoFETs than the conventional [193] or modied [146] Schottky diode
equation employed in AEM. The extraction method is also valid for p-type
devices by considering the hole current equation equivalent to Eq. (3.16).
However, it should be emphasized that both AEM and 1D LBM fail in
extracting accurate barrier heights for SB . 3kBTq 1 in nanoFETs due to
the involved Boltzmann approximation for the energetic carrier distribution6.
Alternatively, contact resistance extraction methods [233] could be employed
for the characterization of the contact quality.
3.3.4 Approaches to identify VFB
The at-band voltage VFB corresponds to the gate bias required to obtain a
at energy band prole close to the injection contact region and gated CNT
reqion. The actual Schottky barrier height is obtained at at-band conditions,
i.e., at VGS = VFB. Identifying VFB is not trivial. In the literature, several
authors dier on how to get this voltage, i.e., Schottky barrier heights are
extracted following dierent criteria leading to dierent values for similar
devices.
In the literature
In [181] and [183], the potential barrier height of a metal-CNT interface from
synthetic and experimental data has been extracted using 3D AEM without
considering the VDS-dependence. While Ti was used in [181], Cr contacts were
reported for the device in [183]. In the rst study, VFB is identied as the
point of the plot of BH over VGS at which the slope of the curve equals one,
while in the latter study it is not even considered for the SB extraction since
this value is taken as the maximum point of that plot. In both cases, the
extracted SBs are validated by comparing them with the expected mid-gap
energy of the CNT, i.e., the Schottky barrier heights for holes and electrons
should be approximately identical. While the expected ambipolar behaviour is
shown in the devices [183] and the extracted SB is lower than the theoretical
value, in [181] the ambipolarity is not visible in the experimental data, making
the extracted SB questionable in this case. While the innacuracy in [183]
can be explained by an increase of tunneling current enhanced by the doped
CNT in the device, another reason for the innacuracies in both cases could
be associated to the use of 3D AEM instead of 1D LBM.
Another study reporting the Schottky barrier height as the maximum point
of the activation energy plot over VGS obtained with 1D AEM and applied to
6See also the condition to obtain Eq. (3.16)
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fabricated Pd-contacted CNTFETs is [146]. While the qualitative discussion
included in [146] is a useful guide to describe the diameter dependence of
SB, the extraction is performed based on an approximation of Eq. (3.8) (not
shown here), i.e., 1D AEM, which can not properly describe the metal-CNT
interface physical phenomenon as discussed in Section 3.3.2.
3D AEM is used in Molybdenum-based FETs contacted with dierent
metals7 [196], [197], in contrast to the 1D LBM used here, the VDS depen-
dence is included in the extraction and the at-band voltage is obtained at
the deviation of the linear extrapolation of the SB;e(VGS) plot.
In this work
The onset of thermionic-assisted-by-tunneling drain current is understood in
this work as the deviation from the linear dependence of BH on VGS described
by Eq. (3.20), i.e., VFB corresponds to the voltage in which this ocurs.
As a rst approach proposed in this work, the at-band voltage can be
identied as the rst inection point of the plot BH(VGS), this is VFB;i =
VGSj00BH=0 The corresponding Schottky barrier height SB;i is shown in Fig.
3.7(d). The parameters extracted with this approach are identied in this
work with a subindex i. This extraction method could be challenging to
apply to non-smooth experimental data .
A second approach to obtain VFB is by identifying the deviation from the
apparent linearity of the BH(VGS)-plot in the subthreshold region of a li-
near extrapolation of this data. At the point where a relative error between
the two curves is  0:5%, the at band voltage VFB;ii and the corresponding
Schottky barrier height SB;ii are extracted in this work. In Fig. 3.7(d), the
linear extrapolation is shown with the dashed line and the point at which
VFB;ii and SB;ii are extracted is also identied. The parameters extracted
with this approach are identied in this work with a subindex ii. A drawback
for this method is that a dierent consideration for the relative error could
lead to dierent extracted values, as well as a wrong extrapolation or noisy
data. In addition, a source of error found in the literature when applying
this approach is the extraction at apparent linear regions at voltages above
threshold [202], [192].
The initial considerations to obtain the expression for pure thermionic
current and the small source of error mentioned above could lead to a certain
inaccuracy in the extracted values. This inaccuracy is studied and illustrated
in Fig. 3.8(b) where the conduction band of the device used as an example in
this Section 3.3.3 (see Fig. 3.7) is shown, as well as the corresponding bands
of the same device with dierent reference Schottky barrier height SB;ref .
7Sc, Ti, Ni and Pl in [196], and Pd in [197]
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The energy bands are shown at the extracted at-band voltages VFB;i and
VFB;ii and at the corresponding reference at-band voltages voltages VFB;ref
obained from simulations.
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Figure 3.8: Conduction band of a 180 nm ST BG CNTFET with SB;ref equal
to (a) 0:1 eV and (b) 0:2 eV. The bands are shown at the dierent at-band
voltages VFB;i and VFB;ii, obtained with 1D LBM and the identication me-
thods explained in the text as well as the actual band at at-band conditions
obtained in the simulations.
Even though, the conduction band at both extracted at-band voltages
are close to the reference at-band conditions as shown in Figs. 3.8(a) and
(b), the closest point is preferred due to the considerations of this method.
Thus, the point VFB;ii is preferred over VFB;i since the latter is not as close as
VFB;ii to the reference value.
According to the results obtained with 1D LBM applied to simulation data
at dierent scenarios (see Section 3.4), VFB;ii is the extracted voltage closest
to the reference at-band voltage. Additionally, when applying AEM to noisy
data, a linear extrapolation is less challenging than a second derivative. Thus,
obtaining VFB with 1D LBM and linear extrapolation is the preferred method
in this work.
In summary, the main dierences between the way the Schottky barrier
height extraction is performed in previous studies and this work are: (i) the
use of the 1D Landauer-Buttiker equation (Eq. (3.16)) rather than the 3D
Schottky diode expression often used in the literature (Eq. (3.7)), and (ii)
the identication of the at-band voltage in order to extract the true SB at
this bias point. Note that identifying VFB from the linear extrapolation with
a relative error  0:5% is a novel suggestion in this work.
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3.4 Application of Schottky barrier height ex-
traction methods to simulation-based data
1D LBM has been applied to numerical device simulation results under dif-
ferent scenarios such as dierent doping concentrations and channel lengths.
Transfer characteristics, conduction band proles and the contribution of dif-
ferent transport mechanims are analyzed which enables an intensive evalua-
tion of the extracted values. Results obtained with 1D LBM and 3D AEM are
compared and the dierences are explained. 1D LBM is also applied to mul-
titube devices and explanations for the underestimation of the actual value
are proposed.
3.4.1 Initial single tube device structure
Numerical device simulations with COOS-DD (see Appendix A) of an n-type
ST BG CNTFET with a (23,0) CNT and channel length Lch of 200 nm and
Lg of 180 nm have been performed. The spacer lengths at the source, Lsp;s,
and drain, Lsp;d, are identical and equal to 10 nm, i.e., a symmetric gate
is considered unless specied otherwise. The total width of the structure is
equivalent to the gate width wg. The values of these parameters are listed
in Table 3.2 along with the diameter of the tube dCNT, the length Ls=d and
height hs=d of the source and drain contacts, the gate height hg and the oxide
thickness tox.
Table 3.2: Design parameters of the simulated ST BG CNTFET structure.
Lch
(nm)
Lg
(nm)
Lsp
(nm)
dCNT
(nm)
Ls=d
(nm)
hs=d
(nm)
hg
(nm)
tox
(nm)
wg
(nm)
200 180 20 1.8 50 100 200 15 20
A cross section of the simulated structure is shown in Fig. 3.9. Simulations
for devices with Schottky barrier heights SB;ref equal to 0:1 eV and 0:2 eV
at temperatures T varying from 200 K to 500 K in steps of 50 K have been
performed. The bias voltages have been set as VGS varying from  0:1 V to
1 V and eight VDS ranging from 0:1 V to 2 V. Tunneling is enabled and two
subbands are considered in the simulations, unless specied otherwise.
Transfer characteristics at some VDS and T are shown in Fig. 3.10 while
the conduction band proles in Fig. 3.8 show the at-band conditions for
each device obtained from simulations, i.e., a VFB;ref of 139 mV and 34 mV of
the simulated devices.
The carriers overcome more easily a lower barrier potential which is re-
ected in an early at-band and threshold voltage and in a higher current for
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Figure 3.9: Cross section of a 180 nm ST BG CNTFET simulated in COOS-
DD.
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Figure 3.10: Transfer characteristics of simulated ST BG CNTFETs at some
VDS and T with SB;ref equal to (a) 0:1 eV and (b) 0:2 eV. The insets show
the same data in logarithmic scale only at 300 K.
the device with the lowest SB;ref . Additionally, an increased current in the
subthreshold region is observed at higher temperatures, as described by any
of the I(V; T ) models presented above (see Eqs. (3.7) and (3.16)).
In this Section, this simulated device under test 1, referred as SDUT-1, is
used in all studies, unless specied otherwise.
3.4.2 Comparison between 3D AEM and 1D LBM
A comparison of the results obtained with 3D AEM and 1D LBM for the
SDUT-1 with reference Schottky barrier heights varying from 0:01 eV to 0:5 eV
is performed and the results are shown in Fig. 3.11. Notice that 1D AEM uses
the same methodology as 1D LBM and extracts similar results, however its
reliability is questionable due to the unphysical term involved in the underly-
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ing drain current expression (see Eq. (3.8)). Hence, 1D AEM is not included
in this comparison.
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Figure 3.11: (a) Potential barrier height versus gate-to source voltage for
SDUT-1 obtained with 3D AEM and 1D LBM. The extracted and reference
values are indicated. (b) Comparison of SB extracted with 1D LBM and
3D AEM from synthetic for devices with dierent SB;ref . Dashed line shows
the ideal values. The shaded region indicates SB . 3kBT=q. Filled markers
correspond to extracted values from experimental-based [22], [215] synthetic
data [205], [214].
Overall, while 3D AEM underestimates SB;ref , 1D LBM extracts the
closest values despite the fact the extracted VFB is the same in both metho-
dologies for all devices. This dierence can be explained by analyzing the
VGS-dependence of BH.
In Fig. 3.11(a), the BH(VGS)-plot obtained with both methods for a
selected simulated device with a SB;ref of 0:2 eV shows a similar behaviour
of both curves over VGS, however, a small oset in BH can be observed
from 3D AEM results with respect to 1D LBM results. By comparing the
expressions of BH from both methods obtained from Eqs. (3.9) and (3.19),
the potential barrier height is given by
BH 
(
  kBq @[ln(ID) ln(2T)]@T 1 + VDS; for 3D AEM &;
  kBq @[ln(ID) ln(T)]@T 1 + nq;g (VGS   VFB)  nq;dVDS; for 1D LBM;
(3.24)
where a dierence in magnitude due to the term inside the derivative is found
as well as the inclusion of the gate and drain coupling coecients for 1D LBM
in contrast to 3D AEM. Then, even when the extracted VFB values are the
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same for both methodologies, 3D AEM underestimates SB as shown in Fig.
3.11(a) due to an unsuitable model. The superior reliability of 1D LBM is
conrmed by the results in Fig. 3.11(b) for dierent SB;ref .
Fig. 3.11(b) also shows extracted barrier heights from experimentally
calibrated synthetic data obtained by NDSs [205], [214]. The input parameters
including the barrier height had been calibrated to experimental data of a p-
type BG ST CNTFET [22] (SB;ref = 0:150 eV) and of a Si NWFET [215]
(SB;ref = 0:580 eV). The same barrier height has been used in a physics-
based compact model reproducing the BG CNTFET characteristics [136].
While the extracted values based on 1D LBM are very close to the values used
in the calibrated NDSs, the 3D AEM are with 0:135 eV for the CNTFET and
0:552 eV for the NWFET far away. Thus, 1D LBM has been proven to obtain
reliable results when applied to other nanoFETs [202].
Therefore, for devices where 1D transport is considered, 1D LBM is more
reliable than 3D AEM for SB extraction, a claim that it is usually not consi-
dered in CNTFETs studies where AEM is applied. Due to the above ndings,
from this point only 1D LBM will be used in this work.
3.4.3 Impact of doping
In order to test the condence of the values extracted with the 1D LBM, the
method is tested in scenarios with non-xed characteristics of the Schottky
barrier, i.e., indirectly varying height and/or thickness of the barrier.
One way to modify the potential barrier in CNTFETs is by doping the
spacer regions [1], [147], [200], [209], [166]. In order to study the reliability of
1D AEM, simulations of the SDUT-1 have been performed with undoped and
doped spacers. The doping densities ND at each spacer region correspond to
1 105 cm 1 and 5 105 cm 1 for each simulated device. SB;ref is set to
0:2 eV. The transfer characteristics at VDS = 1 V and the BH(VGS) plot of
these devices are shown in Figs. 3.12(a)-(b). The conduction band proles
and the thermionic Ith and tunneling current Itun along the channel are shown
in Figs. 3.12(c)-(d) at the extracted VFB;ii for the undoped and doped devices.
An increase in current is directly proportional to an increase in the doping
density as depicted by the transfer characteristics at both, on-state and o-
state bias region (see Fig. 3.12(a)). The extracted SB decreases as the doping
increases which is associated to the extended linearity of the BH(VGS) plot,
as shown in Fig. 3.12(b), leading to high VFBs extracted for doped devices.
As the doping level increases, the electrostatic potential along the tube
increases as well due to a higher electron density per length. The modied
potential in the spacer regions leads to an articial reduction of the potential
barrier height which is captured by the simulations [201], i.e., for the doped
devices, the reference input value SB;ref does not represent the minimum
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Figure 3.12: (a) Transfer characteristics of the simulated ST BG CNTFETs
with undoped and doped spacers. The inset shows the same data in logarith-
mic scale. (b) Extracted potential barrier height over VGS of each simulated
device. The points at which VFB and SB are extracted with 1D LBM are
indicated in each curve. (c) Conduction band proles of each simulated de-
vice at the corresponding VFB. (d) Thermal and tunneling current over the
channel at VFB. All plots are obtained at T = 300 K. SB;ref = 0:2 eV for all
devices.
energy for thermionic injection due to the band-bending in the doped spacer
regions as shown in Fig. 3.12(c).
The injection mechanisms are more challenging for the doped devices and
can be summarized as follows. From the conduction band proles analyzed at
the corresponding extracted VFB of each device it can be seen in Fig. 3.12(c)
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that the change induced by doping forms a potential well for the tunneling
carriers at this bias. The carriers within this potential well either overcome
or tunnel through another potential barrier -dierent from SB;ref - in order
to contribute to the total current. This is also revealed by the plot of Itun
over the channel of the three devices shown in Fig. 3.12(d) in which high
tunneling current is present at the begining of the channel (spacer regions)
of the doped devices, decreasing afterwards and reaching a minimum point
around the maximum length of the potential well.
Thus, 1D LBM extracts low values of SB for doped devices, somehow
capturing the eect of the potential barriers formed at the two interfaces,
metal-doped CNT interface and doped CNT-gated CNT interface, that the
carriers need to overcome in order to contribute to the thermionic current.
3.4.4 Gate length scaling
Another robustness test for 1D AEM, is a channel and gate length scaling
study since high tunneling currents are expected for shorter Lch [143], [166],
[181], [199]. The extraction method has been applied to simulated data of
ST BG CNTFETs with dierent gate lengths and xed spacer lengths. The
gate lengths are 40 nm, 60 nm, 100 nm, 180 nm and 700 nm, the spacer lengths
are of 10 nm and SB;ref is set to 0:2 eV. Other geometrical parameters are
identical to the ones described in Table 3.2.
The SB(VGS) plot and the conduction band proles at simulated at-
band conditions, i.e., at VFB;ref , obtained for each device are shown in Fig.
3.13. The extracted VFB and SB are indicated in the rst plot.
The extracted SB have a relative error  3% for devices with Lg  100 nm
and  10% for the shortest devices in comparison to the reference value of
0:2 eV used for all simulations. This could be associated to the presence of
tunneling currents before at-band conditions, which could somehow compen-
sate its contribution to the total current and thus extend a linear region of the
SB(VGS) plot. The following analysis is intended to clarify this phenomenon.
The transfer characteristics of all devices at a certain VDS and T are shown
in Fig. 3.14(a). At the on-state regime, e.g., VGS = VDS = 0:4 V, where
thermionic-assisted-by-tunneling mechanisms are activated, only a slight dif-
ference in the current can be appreciated. However, at the o-state regime,
a low current is noticed for larger Lg as it is clearly shown in the transfer
characteristics in logarithmic scale (inset of Fig. 3.14(a)).
The plots of Ion(= IDjVDS=VGS=0:4 V) and Io(= IDjVGS=0 V;VDS=0:4 V) in
Fig. 3.14(b) show a quantication of the dierences in current in the on- and
o-state regime.8 While Ion slightly changes from the shortest device to the
8Both Ion and Io are normalized to wg
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Figure 3.13: (a) Extracted potential barrier height over VGS obtained for ST
BG CNTFETs with dierent Lg and xed Lsp of 10 nm. The markers in each
curve show the points at which VFB and SB are extracted with 1D LBM.
(b) Conduction band prole of the dierent devices at VGS = VFB;ref and
T = 300 K. Inset shows rst 100 nm of the channel for each device. Notice
that while SB;ref = 0:2 eV for all, VFB;ref varies for each device.
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Figure 3.14: (a) Transfer characteristics of ST BG CNTFETs with di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xed Lsp of 10 nm at VDS = 0:4 V and T = 300 K. (b) On-state (trans-
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with dierent gate lengths and xed spacer lengths. Dashed lines are plotted
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longest one, a signicant change in Io can be observed between these same
devices where higher current is found as the device length decreases.
In order to explain the dierence in current of devices with dierent Lg, the
conduction band proles are shown for the shortest and largest devices at o-
state, at-band conditions and on-state bias in Figs. 3.15(a)-(b). Additionally
the thermionic Ith and tunneling current Itun over the channel are shown in
Figs. 3.15(c)-(d) at o-state.
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Figure 3.15: (a) Conduction band proles of the simulated devices with
Lg =40 nm and 700 nm and Lsp of 10 nm at VGS equal to 0 V, VFB and .
(b) Comparison of the conduction band proles along the channel of the sim-
ulated devices with dierent gate lengths. (c) Thermal and tunneling current
at a bias in the o-state region for Lg = 40 nm and (d) Lg = 700 nm. All
plots are obtained at T = 300 K.
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The dierence in thermionic current observed at VGS = 0 V in Figs.
3.15(c)-(d) can be explained by the slightly higher potential barrier formed in
the largest device compared to the potential barrier of the shortest device as
shown in Figs. 3.15(a)-(b) at this bias point due to an improved gate control,
i.e., less thermionic current contributes to the total current for the largest
device. Additionally, the potential barrier of the shortest device at this bias
is not wide enough to avoid tunneling for carriers with certain energy at the
injection source contact in contrast to the largest device in which tunneling
carriers are mainly not allowed at this bias regime due to the band structure.
Band-to-band tunneling, although activated in the simulation, is discarded
due to the large bandgap of the devices ( 0:47 eV).
From the discussion and results shown above it can be said that high tu-
nneling currents in short channel devices are present at bias voltages before
at-band conditions occur, in contrast to long channel devices. Then, strictly
speaking, the underlying equation of the extraction methodology, needs to
include the impact of tunneling current before VFB in order to improve its
accuracy. Eq. (3.16) used here does not consider this factor. Nevertheless, a
transition between a bias region in which Ith is signifcantly higher than Itun
to a bias region in which Itun largely contributes to the total current can be
captured by the method, i.e., 1D LBM still extracts a value of SB close to the
reference value for the short channel devices studied here. However, for de-
vices in which tunneling currents are signicantly higher in the subthreshold
region, 1D LBM is not recommended for the extraction of SB unless tun-
neling mechanisms are decreased by means of a dierent device architecture,
spacer doping or other known solutions [166].
1D LBM loses accuracy when it is applied to devices in which tunneling has
a strong contribution in the subthreshold region, e.g., devices with Lg < 60 nm
in this study. However, for CNTFETs with long channel lengths, 1D LBM
has been proved to be reliable, making it a suitable extraction methodology
for CNTFET applications in which the reduction of channel and gate length
is not an issue, e.g., in high-frequency applications [203], [204].
3.4.5 Multitube devices
The improved characteristics of MT CNTFETs in comparison to ST struc-
tures, such as lower contact resistance, have been demonstrated in fabricated
devices with aligned tubes in the channel [53], [210]-[213]. Furthermore, once
the technological challenges involving multiple CNTs in the channel are solved,
MT CNTFETs are predicted to outperform Si-technology in high-performance
digital applications [24] and RF CMOS at certain technology nodes [204]. The
characterization of these multitube structures plays again a key role on the
technology performance projection.
While 1D LBM has been not applied to MT CNTFETs, 3D AEM has
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been previously used to extract SB in these devices [184], [185]. However,
the extracted value is just used as a quantication of the impact of doping
and further conclusions are challenging to obtain due to the presence of me-
tallic tubes and semiconducting CNTs with dierent diameters, i.e., different
bandgaps. In general, a systematic analysis of the SB-extraction in MT
CNTFETs is missing in the literature.
1D LBM is applied here to synthetic data of multitube devices. Since
the inclusion of multiple aligned tubes in the channel is still under develop-
ment for the numerical device simulator used in this work, alternative post
processing techniques are necessary in order to generate the corresponding
data. Thus, by adding the ID of previous studied ST CNTFETs, the cur-
rent of a MT CNTFET with multiple semiconducting CNTs perfectly aligned
in parallel in the channel is mimicked. Although still under development, so-
phisticated techniques have shown the feasibility of horizontally aligned CNTs
in the channel with 99% of semiconducting CNTs [28]. In this study, only
semiconducting CNTs are considered and no screening eects are included.
Same bias range as other studies in this Section has been used. The channel
and gate lengths are considered equal to 180 nm and 200 nm, respectively.
The simulated devices-under-test with aligned tubes in the channel are stu-
died and can be identied as indicated in Table 3.3 where the extracted VFB
and SB are also indicated. A schematic top view of a MT CNTFET with
semiconducting CNTs with dierent characteristics is shown in Fig. 3.16. In
practice, the tubes are not identical to each other, e.g., dierent diameters,
thus, corresponding metal-CNT interface properties, such as SB can vary
accordingly.
source drain
.
.
.
tube 1
tube 2
tube N
Figure 3.16: Schematic top view of a MT CNTFET with perfectly aligned
tubes with dierent diameters. The gate reservoir is not shown.
Although pure thermionic current is expected from carriers overcoming
the metal-CNT interface with the highest reference potential barrier height in
each device, the extracted SB is lower than SB;ref except for the SDUTs with
same interface characteristics where the result is similar to the one obained
for the single-tube device with same conditions, i.e., SDUT-1 with a SB;ref
of 0:2 eV. In order to explain the underestimated SB extracted with 1D
LBM, one SDUT is analyzed. The transfer characteristics, the BH(VGS) plot
77
3.4. Application of Schottky barrier height extraction methods
Table 3.3: Simulated multitube device structures and extracted parameters.
identier ntubes SB;ref VFB(mV) SB(eV)
SDUT-2 2 0:01 eV and 0:2 eV 69 0.150
SDUT-3 2 0:1 eV and 0:2 eV 27 0.192
SDUT-4 2 0:1 eV and 0:5 eV -22 0.428
SDUT-5 2 0:2 eV and 0:2 eV 14 0.206
SDUT-6 3 0:01 eV, 0:1 eV and 0:2 eV 69 0.148
SDUT-7 1000 all with 0:2 eV 14 0.206
of the SDUT-2, the superimposed thermionic and tunneling current along
the channel at VGS around at band conditions and the conduction band
considering each metal-CNT interface separatly are shown in Fig. 3.17.
The at-band condition of the CNT with higher SB;ref is masked by the
energy conduction band of the other CNT and the extracted value SB for
the MT devices is not any of the reference Schottky barrier heights but the
energy at which carriers capable of overcome the lowest barrier height are able
to signicantly tunnel through the highest potential barrier at the beginning
of the channel as shown in Fig. 3.17(c) where the superpositioned tunneling
current of SDUT-2 abruptly increases at the begining of the channel at VFB in
comparison to the preceding VGS. The position of the the conduction bands of
the CNTs involved in SDUT-2 and -3 shown in Fig. 3.17(d) at VFB reveals a
barrier height and a tunneling barrier at the same energy level conrming the
previous analysis. Similar transport mechanisms are expected for SDUTs-3,
-4 and -6.
SB extracted with 1D LBM for MT devices with parallel tubes forming
barriers with dierent heights corresponds to an energy lower than the ex-
pected for pure thermionic transport and it is strongly impacted by the tun-
neling current through the highest barrier height. This eect needs to be
considered for modeling purposes since it could mislead the estimation of im-
portant transistor performance parameters such as Ion=Io -ratio. Notice that
applying 3D AEM to such devices could imply larger underestimatons of the
actual barier height, a claim that has not been considered in the literature so
far.
For the devices with identical barriers the at-band conditions are the
same despite the number of tubes, so the carriers at each interface overcome
the same barrier height as indicated by the identical extracted SB for SDUT-
5 and -7. Therefore, reproducible metal-CNT interfaces in the same device
ease the extraction and reduce leakage current.
Metallic CNTs in the channel makes the extraction more challenging since
SB at the interface between metal contact and semiconducting CNT is mis-
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Figure 3.17: Simulation data of SDUT-2. (a) Transfer characteristics at some
VDS and dierent T . The data is obtained by adding up the currents of
previous studied ST devices with 0:01 eV and 0:2 eV. (b) Potential barrier
height over VGS. (c) Superpositioned tunneling and thermionic current around
VFB. (d) Conduction band proles of SDUT-2 and -3 (inset) at VFB.
lead due to the constant thermionic current owing through the metallic CNT
[201].
This analysis can be conrmed by electrical characterization at dierent
temperatures of fabricated MT devices from which the information regarding
the number of semiconducting and metallic tubes in the channel and the
diameter of each tube is known. Thus, a combination of the work presented
here and imaging studies, such as the presented in [220] and [221], is proposed
for future studies.
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3.5 Test structure proposal for SB extraction
An issue for 1D LBM or for any activation energy-based method is the iden-
tication of the voltage VGS = VFB beyond which carriers tunnel through the
potential barrier. In order to investigate the impact of the tunneling current
in the extraction of VFB and SB, simulations with tunneling mechanisms
enabled and disabled have been performed. Therefore no tunneling through
the barrier nor band-to-band tunneling are included in the simulation. The
simulated structure is the same described in Fig. 3.9 and Table 3.2, i.e.,
SDUT-1.
The BH(VGS) plot obtained from the simulations of the same device with
and without tunneling enabled is shown in Fig. 3.18(a). As a guide for the
following analysis, the plot is splitted in two regions by the reference at-band
voltage VFB;ref . Region (i) corresponds to the subthreshold region and region
(ii) to the linear region. The conduction band prole is shown in Fig. 3.18(b)
for certain VGS.
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Figure 3.18: (a) Potential barrier height over VGS obtained from simulations
of SDUT-1 with tunneling enabled (solid line) and disabled (dashed line).
Markers represent the points at which (VFB,SB) is extracted for the dierent
simulation data. (b) Conduction band prole at dierent VGS.
In region (i), only thermionic emission from the source contact is possible,
so the BH curves with and without tunneling enabled in the simulation have
a similar linear VGS dependence. At VGS  VFB;ref , the conduction band close
to the source is almost at and at the same energy as SB;ref (Fig 3.18(b)).
For VGS > VFB;ref , i.e., in region (ii), the conduction band forms a tunnel-
ing barrier near the source contact. With disabled tunneling in the simulations
the BH dependence abruptly changes its quasi-linear behaviour in region (ii)
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leading to an extracted SB;tun: o close to the reference value as shown in Fig.
3.18(a). Therefore, the identication of VFB and the corresponding SB is ex-
pected to be less challenging when the tunneling mechanisms are supressed
or at least diminished.
In order to simplify the extraction of Schottky barrier heights, a test struc-
ture is proposed which diminishes the impact of tunneling on the extraction
of the barrier height by changing the device electrostatics [26], [52]-[54], [121],
[166], [205], [206], [209] close to the injecting contact.
A non-symmetric gate architecture, shown in Fig. 3.19(b), is proposed
[202]. The buried-gate contact is moved as far away from the source contact
as possible in order to reduce the electrostatic control of the gate on the
Schottky barrier [219]. This will enlarge the barrier width, thus, preventing
electrons to tunnel through the barrier. The same eect can be exploited in
top-gate architectures which are less challenging to fabricate.
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Figure 3.19: Schematic cross-section of ST BG CNTFETs with (a) symmetric
(Lsp;s = Lsp;d = 0:5Lsp) and (b) non-symmetric (Lsp;s = Lsp) gate.
In symmetric gate devices, the spacer length at the source side Lsp;s is
identical to the spacer length at the drain side Lsp;d, i.e., Lsp;s = Lsp;d the
gate contact is located at the same distance from each reservoir (see Fig.
3.19(a)), a non-symmetric gate structure is dened as a device in which one
of the spacer length is longer than the other, i.e., the gate contact is located
closer to the drain contact if Lsp;s > Lsp;d, or closer to the source contact if
Lsp;s < Lsp;d. The closer the gate to an end of the CNT the poorer is the
gate control over the opposite end of the CNT.
Simulations of a symmetric and a non-symmetric ST BG CNTFET with
Lch of 260 nm have been performed under the same temperature and bias
conditions described in the previous simulation studies. The gate contact in
the symmetric structure is centered so Lsp;s = 0:5Lsp = 40 nm, while in the
non-symmetric gate structure, the gate contact is moved away from the source
contact such as Lsp;s = Lsp = 80 nm. Other parameters are the same as in the
initial device structure (SDUT-1). SB;ref is set to 0:2 eV in the simulations
while at-band conditions are approximately obtained at VGS = 0:034 V.
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Figure 3.20: Simulation data for a symmetric and non-symmetric ST BG
CNTFET with Lch = 260 nm and Lg = 180 nm. (a) Transfer characteristics
for dierent VDS. (b) Potential barrier height over VGS obtained for each of
these devices and a GBG structure. The linear extrapolation for extraction
is represented by the dotted line. The markers represent the point (VFB,SB)
at which these values are extracted for each simulated device. (c) Conduction
band proles and (d) temperature and bias dependence of nq;g of the BG
devices.
The transfer characteristics of the simulated devices are shown in Fig.
3.20(a) at 300 K where it can be noticed that as the distance between the
source and gate contacts increases, the current decreases due to a diminished
tunneling current. Figs. 3.20(c) and (d) show the conduction band proles at
three representative VGS and the weak temperature and bias dependence of
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nq;g for the BG devices. At VGS  VFB = 0:034 V, both devices operate with
pure thermionic current. At voltages larger than VFB, e.g., at VGS = 0:45 V,
thermionic-assisted-by-tunneling current ows through the channel of both
devices, however, the thicker potential barrier at the source side (see Fig.
3.20(c)) induced by the non-symmetric gate decreases the tunneling current in
this device. The device allowing less tunneling current, i.e., the non-symmetric
structure, is also the device with the more pronounced turning point in the
BH(VGS) plot as shown in Fig. 3.20(b). Results from a simulated GBG
device with similar physical characteristics as the BG devices but with a gate
length equal to the channel length are also included for comparison purposes.
The dierent extracted VFB are identied in this plot as the voltage at which
the corresponding curve deviates from a linear extrapolation (dotted line in
Fig. 3.20(b)) with a relative error  0:5%.
In contrast to the other extracted values, the SB of 0:188 eV and VFB
of 0:038 V extracted from the curve of the non-symmetric structure are the
closest to both reference values. This is due to the lower tunneling current
translated into a larger deviation from the linear extrapolation of the curve
obtained with this device.
By exchanging the source and drain contacts in the architecture shown
here, the same test structure can be used for high RF performance [121]
without the need to fabricate special test structures for the Schottky barrier
height extraction.
3.6 Application of Schottky barrier height ex-
traction methods to experimental data
1D LBM has been applied to experimental data obtained from non-pulsed and
pulsed DC measurements performed on a variety of single-tube CNTFETs
from technology T1.
The linear and logarithmic transfer characteristics at two temperatures of a
T1 device obtained from non-pulsed measurements9 are shown in Fig. 3.21(a)
where the increase of thermionic current is clear in the subthreshold region
due to an increased temperature while at the linear region the opposite occurs
due to the temperature dependence of scattering mechanims active for this
device. A slight ambipolar behaviour can be sen at higher negative voltages.
The plot of BH over VFB obtained with 1D LBM shown in Fig. 3.21(b)
reveals some issues. Due to the ambipolar behaviour at VGS .  1 V, caused
by e.g., band-to-band tunneling or doping, a lowering-preceded-by-increasing
of the barrier is found. While this behaviour has been reported before for
9With VGS= 2 V to 2 V in steps of 0:1 V and VDS=0:1 V, 0:2 V, 0:3 V, 0:4 V and 0:5 V
at T=280 K to 350 K in steps of 10 K
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Figure 3.21: Experimental data of 700 nm ST TG CNTFETs from technology
T1. (a) Transfer characteristics and (b) potential barrier height over VGS.
mid-gap CNTs [183] where SB has been extracted at the maximum point
of this curve, this approach is not valid for this device since an asymmetric
current response with respect to VGS is observed. The linearity observed at
VGS <  1 V includes values lower than the reliability limit of the method
(SB < 3kBTq
 1). Therefore, whereas the actual value of SB extracted
with 1D LBM for this device could be unreliable, it is revealed that an ohmic
contact can be considered due to the small expected extracted values. Similar
plots and ndings have been obtained for other devices from this technology.
According to the author's knowledge, there is no information available
regarding SB for T1 devices, therefore a comparison with a reference value is
not possible. However, it can be observed that for T1 devices, with Pd/TiO2
contacts, the extracted values of SB are lower than previously extracted
values for Pd-contacted CNTFETs (see Fig. 3.4) [157].
In order to compare and validate the ndings with 1D LBM for the T1
devices, a reliable reference value of the Schottky barrier height of devices
from this technology is needed. This can be done by comparing the extracted
values with results obtained from a numerical device model calibrated to ex-
perimental data for this technology. The model simulated in COOS includes
SB as a parameter, i.e., a SB;ref is available for comparison.
In Fig. 3.22(a) the transfer characteristic of a T1 device is shown at
T = 300 K obtained with pulsed measurements10. The simulation results of
the best t obtained with COOS are also plotted11. In the simulated model,
10Pulse width of 1 µs and a duty cycle of 20%, while the bias voltages are VGS = 2 V to
2 V in steps of 0:2 V and VDS =0:5 V, 1 V and 1:5 V
11Notice that the missmatch in linear region can be due to a simplied contact model and
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a reference value of SB;ref = 0:05 eV is used which is obtained with doped
spacers12. The conduction band prole obtained from simulations is shown
in Fig. 3.22(b).
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Figure 3.22: Experimental-based synthetic data of a T1 device. (a) Transfer
characteristic showing experimental (symbols) and simulation (lines) data.
(b) Conduction band prole of the simulated device at dierent VGS. Inset
shows the potential barrier height over VGS obtained with 1D LBM.
The tted model is simulated using the same bias range and at T from
200 K to 500 K in steps of 50 K. 1D LBM is applied to this experimental
based-synthetic data and the obtained BH(VGS) plot is shown in Fig. 3.22(b).
While the non-ideal tting can also impact the results, the deviation of the
extracted value of -0:024 meV can be explained by the loss of reliability at
this range of values for 1D LBM. Thus, for this type of metal-CNT interfaces,
an associated contact resistance value is a better parameter to characterize
the devices.
1D LBM has been also applied to experimental data [202] and compared
with the reported 3D AEM-values in the literature for CNTFETs with Ti
(p-type )[181], Cr (i -type) [183] and graphitic-carbon (i -type) [217] contacts.
Results from a Ge-nanowire FET with Ni2Ge [218] contacts are also included.
The comparison is presented in Fig. 3.23.
The reported values obtained with 3D AEM are lower than 1D LBM SB
extracted values in all cases, an issue extensively discussed above. While the
underestimated reported values may be signicant for engineering purposes,
by transport through higher sub-bands (at high VGS) not considered in the simulation. In
the bias region of interest for 1D AEM however, i.e., in the subthreshold region, simulation
results are in good agreement with experimental data as shown in the inset of Fig. 3.22(a).
12With a doping concentration of 3 108 cm 1
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Figure 3.23: Comparison of SB extracted with 1D LBM and 3D AEM from
experimental data [181], [183], [217], [218]. Dashed line is a guide for the eye.
it can be critical for the development of more sophisticated physics-based
models and it should be considered.
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Chapter 4
Contact resistance in
CNTFETs
A contact resistance is the engineering representation of certain physical phe-
nomena happening in metal-CNT interfaces. Similar to SB, the contact
resistance RC of a transistor indicates the contact quality and is used for
technology development and evaluation as well as device model verication.
However, as an electrical parameter, RC can also be a direct link between
technology and circuit design.
CNTFET-based applications require devices with low contact resistance
for an optimal performance. Furthermore, the 50
-standard for RF devices
and systems represents one of the challenges for this emergent technology
with a fundamental resistance of around 6:5 k
 for single tube devices [222].
This issue has been alleviated at a device level by placing parallel tubes in
the channel, i.e., reducing the contact resistance.
Contact resistance studies available in the literature have been performed
with a convenient ideal representation of ballistic single-tube CNTFETs in
which the dependence of this parameter on the device properties, such as
diameter and contact material, have been revealed [51], [165]. Nevertheless,
extraction methods and analysis for realistic scattering-aected devices as well
as multi-tube transistors have been overlooked.
In this Chapter, the physical phenomenon quantied by a contact resis-
tance are discussed rst and denitions of channel and contact resistance are
proposed. A short review of standard contact resistance extraction methods,
originally developed for Si-based devices, is given and the challenges of a-
pplying them to CNTFETs are discussed. Details on suitable RC extraction
methods, based on individual device transfer characteristic, are then presented
with a physical justication of applying them to 1D transistors. These ex-
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traction methods turn out to be valid for short- and long-channel CNTFETs
with single- and multi-tubes in the channel as veried with synthetic and ex-
perimental data. Finally, a relation between Schottky barrier properties and
a contact resistance is suggested by means a VGS-dependent Y -function based
method.
4.1 Physical interpretation of the contact re-
sistance in CNTFETs
Experimental and theoretical studies of single tube devices have reported
values of contact resistance RC higher than tens of k
 for metal-CNT in-
terfaces [51], [233], [236], [226]. At a circuit level, sophisticated matching
networks can overcome this high resistance issue for its use in specic RF
applications (see Section 2.4). Nevertheless, in order to ensure a reliable and
reproducible technology, contact engineering improvements at the device level
are required which can be possible after a clear understanding of physical phe-
nomena within the metal-CNT interface.
Similar to other heterostructure-like interfaces, the high contact resistance
of CNTFETs arise mainly from the potential barrier which oposes the current
ow either by a xed energy to be overcome or by its width inuencing on the
contact transparency. Transport mechanisms at the metal-CNT interface are
widely discussed in Section 3.1. By ignoring the scattering-related resistance
of the CNT itself and assuming a simplied Schottky contact model, relations
between the potential barrier and other contact parameters with RC can be
obtained. Data from comprehensive simulation studies considering the latter
assumptions [165] are shown in Fig. 4.1 for various contact materials.
Values of RC for the dierent metals included in Fig. 4.1(a) are related to
the interaction strenghts between the metal and the CNT (see Section 3.1.2),
i.e., the stronger the interaction between metal and CNT the higher the value
of RC. The latter is true among the studied contact metals except for Al.
Using Al for contacting CNTs leads to a wim-contact with a strongly doped
contact region while the uncoated CNT remains undoped, leading to high RC
values due to high potential barriers [165].
Experimental [51] and simulation [165] contact scaling studies have re-
vealed an increasing RC for shorter contacts, as shown in Fig. 4.1 (b), which
is explained by the contact length dependence of the transmission [164]. How-
ever, dierent trends in the short contact limit are possible depending on the
contact material [164], [165].
The presence of interfacial states and the actual contact geometry can as
well contribute to RC [226]. Impurities removal and bonding improvement at
the interface have been proved to reduce RC after current stress due to Joule
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Figure 4.1: Contact resistance dependence on (a) Schottky barrier height [165]
and (b) contact length [51] for dierent contact materials.
heating [226], [228].
Depending on how the CNT bridges source and drain contacts in CNT-
FETs, two contact geometries can be identied in general: end- and side-
contacted structures (Fig. 4.2) [165]. Among side-contacted devices, partially
embedded and fully embedded contacts are included. The transport across the
interface in each geometry diers due to dierences at atomistic levels: sim-
ulations [157], [227] and experiments [226] have revealed a more straightfor-
ward bonding and shorter interfacial gap between carbon and metal atoms in
end-contacted structures, i.e., higher contact transparency, in contrast to the
side-contacted terminals. For a detailed summary on end- and side-contacted
devices the reader is referred to [226].
source drain
CNT
source drainCNT
(a) (b)
Figure 4.2: Schematic representation of ideal contact geometries. (a) Partially
embedded and (b) end-contact geometry. CNT bending in the channel region
can ocurr in real devices with suspended CNT.
For practical purposes, the CNT region directly interacting with the metal
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reservoirs in partially embedded and fully embedded contacts is referred in
this thesis as the coated CNT region.
4.2 A denition of the contact resistance in
CNTFETs
In general, the total resistance Rtot of a CNTFET measurable at the terminals
can be seen as the sum of the channel resistance Rch, corresponding to the
resistance of the CNTs in the channel, and the contact resistances RCS=D
associated with the source and drain contacts as shown in Fig. 4.3.
s d
RCS Rch RCD
Figure 4.3: Schematic diagram showing the dierent resistances contributing
to the total resistance of a ST CNTFET. The gate electrode is not shown for
practical purposes.
Rtot can thus be expressed as [1], [233]
Rtot = Rch +RCS +RCD: (4.1)
For very short single-tube channels and ohmic contacts, Rtot approaches
its ballistic limit corresponding to the value of the quantum resistance Rq of
about 6:5k
 per subband [222].
In this work, the contributions of the source and drain contacts are lumped
into a total contact resistance RC as
RC = RCS +RCD; (4.2)
which includes the impact of the Schottky barriers unless specied otherwise.
The separation of the total resistance into channel and contact resistance is
not unique. Especially in the case of Schottky-barrier transistors the impact
of the Schottky barrier on the I   V characteristics can be lumped either
into the channel or into a bias dependent contact resistance depending on the
modeling approach or the motivation for doing the extraction.
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In general, the channel resistance depends on the number of scattering
events in the channel and can be expressed by [207]
Rch =
h
2q2M
Lch
mfp
(4.3)
where M is the number of modes in the channel (M = 2 for a nanotube)
and mfp is the mean free path for phonon scattering. In ST CNTFETs, the
shorter the channel, the smaller is the number of scattering events, and, thus,
the smaller is the contribution of Rch to Rtot. Notice that the calculation of
Rch becomes more challenging for energy dependent mfp as well as for longer
ST devices and for MT devices due to the energy-dependent transmission
probability and the not obvious contribution of each resistance to Rtot.
A widely-used and straightforward approach to obtain RC in short-channel
ST CNTFETs is to neglect the contribution of Rch to Rtot at low-eld by a-
ssuming ballistic channels, i.e., the contact resistance is taken as the measured
resistance between source and drain contact after removing parasitic eects
[1], [51], [165], [237], such as
Rtot  RC; (4.4)
where the minimum value is again Rq. This simplied approach has been
used to study fundamental eects related to the contact quality such as the
impact of the contact length [51], [237] (Fig. 4.1(a)) and the dependence on
Schottky barrier heights for dierent contact materials [165] (Fig. 4.1(b)) as
mentioned above.
However, this convenient approach is no longer valid for short ST CNT-
FETs in which defects or unintentional doping, drive the transport out of the
ballistic limit and increase Rch [236], [233]. Furthermore, in long-channel ST
CNTFETs where mfp < Lch, as well as in MT devices where tube crossings
or imperfections can generate additional scattering or Schottky points, the
contribution of RC to Rtot is challenging to identify. A contact resistance
extraction method applicable to short-, long-channel single- and multi-tube
CNTFETs is therefore needed.
4.3 Contact resistance extraction methods
Knowing the value of a properly dened contact resistance is of interest to
various research disciplines: from a technological point of view this value
represents a quantication of the contact quality while from a modeling point
of view, this resistance can be associated with the series resistance in the
equivalent circuit of a CNTFET compact model. In addition, the extracted
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value can also be used for verifying sophisticated contact models based on,
e.g., atomistic simulations.
Dierent RC extraction methodologies for CNTFETs, previously proposed
in the literature, are presented next which involve specic test structures
or challenging measurement techniques. Data analysis of individual transfer
characteristics is preferred. This is achieved with Y -function based methods,
previously applied to CNTFETs, and modied here for an improved reliability.
A physical justication for adapting this drift-difussion related methods to
one-dimensional devices is also discussed.
4.3.1 N-point probe methods
Four-point probe (4PP) measurement is a standard method to determine the
intrinsic resistive properties of conventional bulk semiconductors where the
basic idea is to apply a constant current to the channel material by two
external contacts while sensing a voltage drop between two inner terminals
[223]. A simplied form of this method is the two-point probe (2PP) method
which involves a force and sensing by only two contacts. The 4PP contact
resistance is dened as the dierence between the resistance measured at the
external and inner terminals while the 2PP contact resistance is the resistance
measured at the two terminals. Fig. 4.4 shows schematic circuits of 2PP
and 4PP characterization methods ideally applied to devices with a CNT
as a channel. The advantage of 4PP over 2PP methods is that the channel
resistance can be directly measured because the impact of parasitic elements
such as the wire or probe resistance RW can be eliminated, i.e., 4PP is always
preferred [223].
s d
RCS Rch
RWRW
RCD
V
I
s d
RCS Rch
RWRW
RCD
V
I
RW RW
(a) (b)
Figure 4.4: Equivalent circuits of (a) two-point and (b) four-point probe meth-
ods adapted for CNTs.
Although extremely ecient and widely used in conventional semiconduc-
tors, the application of 4PP to CNT-based devices is challenging since the
inner electrodes can be invasive for the CNT [225]. Modied 4PP methods
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have been applied to individual single-tubes [224], [226], however, non-trivial
fabricated test structures are involved, making their reproducibility for wafer
scale production uncertain.
4.3.2 Transfer length method: TLM
In the literature, the abreviation TLM is used indiscriminately to refer to
dierent contact resistance extraction methods without specifying the real
implications, so the distinction of the term is given before introducing the
method used in this work in more detail:
 transmission line method. It is a common name used for extraction
methods diering in test structures and voltage and current measure-
ment techniques. Some of the test structures used for these methods
are: contact front resistance test structure, contact end resistance test
structure, cross bridge Kelvin test structure, circular contact resistance
test structure [223],
 transfer length method. It is a methodology involving a single test struc-
ture and a single measurement procedure [223], [231], [334]-[336]
The confusion is mainly due to the fact that in both cases, transmission
line theory is used to characterize the test structures and ultimately obtaining
a suitable expression for the extraction of the contact resistance. In this work,
TLM refers to the transfer length method.
In CNTFETs, TLM requires the fabrication of a test structure with long
CNTs [1], which allows the placement of various contacts on the tube with
dierent spacings Lch in between the contacts. The CNT should lie on a
substrate with a global back gate to bias the device properly. A schematic of
the TLM structure can be seen in the inset of Fig. 4.5. The resistance Rtot
between each pair of contacts (source and drain) is obtained from the I   V
measurements at these contacts. The contact resistance is extracted from the
linear extrapolation of the Rtot(Lch) plot towards Lch = 0 nm as it is shown
in the example plot in Fig. 4.5.
TLM has been used to extract RC of ST CNTFETs in simulation [60],
[233], and experimental studies [1], [34], [230]. However, the need for typically
µm-long CNTs makes the fabrication of these test structures challenging in,
e.g., puried solution based technologies. RC values extracted with TLM are
used in this work as reference values in certain simulation studies due to the
condence in the method.
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Figure 4.5: Example of a TLM plot using data of a ST CNTFET to represent
the trend of the curve. The contact resistance is extracted at the intersection
with the y-axis of the linear t of the data. Inset: schematic of a TLM
structure using a CNT as the channel.
4.3.3 Y -function based methods
The challenging fabrication of TLM structures for CNTFET evaluation makes
it necessary to investigate RC extraction methodologies applicable to data of
individual CNTFETs such as the transfer characteristic of a given ST or MT
device.
The Y -function method, originally derived for Si-based short-channel bulk
MOSFETs, is based on the drift-diusion model and it is a combination of the
current and transconductance equations in order to avoid the eects of the
mobility reduction on the determination of device model parameters [229]. In
general, the Y -function is dened as
Y =
IDp
gm
; (4.5)
where ID is the drain current and gm the transconductance, dened as the
derivative of ID with respect to the gate-to-source voltage VGS at constant
drain-to-source voltage VDS.
The device is considered within the strong inversion regime of the linear
region at low VDS. The underlying transport model describing the current
ow through the internal transistor is given by
ID = 

VGS;i   Vth   VDS;i2

1 + 0(VGS;i   Vth) VDS;i; (4.6)
where
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 =
0CG
L2ch
(4.7)
with the gate capacitance CG = CoxWLch; Cox is the area specic gate oxide
capacitance, W is the eective channel width, Lch is the eective channel
length, 0 is the low-eld carrier mobility, 0 is the mobility reduction co-
ecient which quanties the degradation of the carrier mobility due to the
applied vertical eld [223], Vth is the threshold voltage, and VGS;i and VDS;i
are the internal gate-to-source and internal drain-to-source terminal voltages,
respectively.
The internal voltages can be approximated by
VGS;i  VGS   IDRC
2
; (4.8a)
VDS;i  VDS   IDRC; (4.8b)
where RC comprises identical contributions of the resistances associated to
each contact1, i.e., Eq. (4.2) is considered. By substituing Eqs. (4.8) in Eq.
(4.6) leads to
ID  
 
VGS   Vth   VDS2

1 + 
 
VGS   Vth   VDS2
VDS; (4.9)
where the extrinsic mobility degradation coecient , including the contribu-
tion from the contact resistance [223], is given by
 = 0 +RC: (4.10)
Notice that in the denominator of Eq. (4.9) the voltage drop over the intrinsic
transistor diminished by the mobility reduction coecient (0VDS;i=2) has
been neglected. The complete derivation of Eq. (4.9) is provided in Appendix
C.
The Y -function based method applied to CNTFETs in [34], [230], labeled
here YFM1, assumes VGS   Vth  VDS=2 and a negligible mobility reduction
coecient (0 = 0). Hence the drain current expression used in YFM1 is given
as
ID   (VGS   Vth)
1 +RC(VGS   Vth)VDS; (4.11)
1While in practice the values of RC;S and RC;D can not be the same, this is considered
here for simplication purposes
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with the parameters Vth and  obtained from the intercept and slope of a
linear extrapolation of the Y (VGS) plot [230, 34]. The latter is obtained by
replacing ID in Eq. (4.5) by Eq. (4.11), thus, reducing the Y-function to
Y =
p
VDS (VGS   Vth) : (4.12)
By dening Rtot = VDS=ID and rearranging terms in Eq. (4.1), the contact
resistance RC;Y1 is obtained by
RC;Y1 = Rtot  Rch; (4.13)
where the channel resistance is approximated at small VDS by
Rch  1
(VGS   Vth) : (4.14)
YFM1 yields a range of contact resistance values for RC;Y1 according to
the range of the applied gate bias voltages VGS.
In [232] an improved Y -function based method has been presented for the
extraction of the contact resistance in SOI-MOSFETs which considers the
mobility reduction coecient, 0, in Eq. (4.9) but still assumes VGS   Vth 
VDS=2 in the denominator. In this work, however, the latter approximation is
not considered in the calculations. Thus, Eq. (4.9) is used as the underlying
transport model. The related extraction method is labeled here as YFM2.
Replacing ID in Eq. (4.5) by Eq. (4.9), the Y -function reduces to
Y =
p
VDS

VGS   Vth   VDS
2

: (4.15)
Additionally, by considering Eq. (4.11) an X-function can be dened as
X =
1p
gm
=
1 + 
 
VGS   Vth   VDS2

p
VDS
: (4.16)
The contact resistance RC;Y2 is extracted from the slope of the linear
relation () given by Eq. (4.10) after obtaining  and  by means of the
maximum value of the derivatives of the Y -function and X-function, respec-
tively [232].
The procedure and considerations to obtain  and  in this method dier
from the ones in YFM1. Note that  extracted from experimental data shows
a slight VDS dependence which is caused by the approximations considered
to obtain Eq. (4.9) from Eq. (4.6). Without these approximations, the
expression to obtain  is
 =
Y 02max
VDS

1 + 0
VDS
2

: (4.17)
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From experimental data, the internal voltages in Eq. (4.6) are dicult to
obtain, therefore the considerations to get Eq. (4.9) are needed and then the
VDS dependence of  is not explicitly included.
YFM2 provides a single value for the contact resistance RC;Y2. The ad-
vantage of YFM2 over YFM1 is that no expression for the channel resistance
is required. YFM2 has been applied for the rst time to devices such as CNT-
FETs where the ratio between channel and contact resistance can be much
smaller than one, i.e., for devices where the contact resistance can dominate
the total resistance [233].
A VGS-dependent contact resistance can provide information related to
the Schottky barrier characteristics in a bias region. YFM1 extracts such a
contact resistance, however, the approximations considered in this method
could mislead to an incorrect value2. An extraction method considering a
more complete drain current expression such as Eq. (4.9) rather than Eq.
(4.11) is preferred. Based on a similar methodology presented in [232], YFM3
extracts a voltage dependent contact resistance RC;Y3 as follows.
From Eq. (4.9), the transconductance can be expressed as
gm =
@ID
@VGS
=
VDS
1 + 
 
VGS   Vth   VDS2
2 ; (4.18)
which presents a dependence on the contact resistance via . By using Eq.
(4.10) in Eq. (4.18) and rearranging terms, an expression for a voltage de-
pendent contact resistance can be obtained, which reads
RC;Y3 =
1

" s
VDS
gm
  1
! 
1
VGS   Vth   VDS2
!
  0
#
; (4.19)
where  is taken from the denition of the Y -function given in Eq. (4.15),
thus leading to
RC;Y3 =
VDS
Y 2

VGS   Vth   VDS
2
2
" 
XY
VGS   Vth   VDS2
  1
! 
1
VGS   Vth   VDS2
!
  0
#
;
(4.20)
where Y and X are functions dened as in Eq. (4.15) and Eq. (4.16), respec-
tively, and Vth and 0 are extracted as in YFM2.
2The underestimation of the value of contact resistance obtained with YFM1 is shown
in the following Section.
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The Y-function based methods have been developed based on Si MOS-
FET theory and have been applied to long-channel devices in contrast to the
devices used in this work. Nevertheless, according to the discussion in [234]
the traditional MOSFET models can be reinterpreted for nanoscale devices.
This is done by considering the apparent mobility app rather than the low-
eld mobility 0, and the injection velocity inj rather than the high-eld
saturation velocity T in the underlying drain current expression. Equations
of nanoscale devices and traditional MOSFETs are then similar but include
parameters with dierent physical implications. 0 represents here the chan-
nel mobility, while app, in the context of CNTFETs, not only considers the
channel mobility, but the contact and quantum resistance eects as well. An
analytical comparison between conventional MOSFET equations and quasi-
ballistic FET equations is given in Apendix D. Both parameters, app and
inj, including a limitation for the ballistic and diusive limit, make the model
usable in ballistic and quasi-ballistic transport regimes and thus a valuable
basis for the YFMs applied here to CNTFETs with channel lengths in the
range of 30 nm to 800 nm.
4.4 Application of contact resistance extrac-
tion methods
4.4.1 Synthetic data from a semiphysical compact model
The semiphysical large-signal compact model CCAM [21] (see Appendix B)
is used for generating synthetic data to test the dierent extraction meth-
ods. In CCAM, the impact of Schottky barriers is captured by the current
source describing the current ow through the channel, while a series contact
resistance RC;EC in the equivalent circuit (EC) is added to capture the con-
tribution of the metal-coated CNT interface on the contact resistance. The
contribution of Rq is not included in RC;EC. In this work, the model parame-
ters of CCAM are chosen for modeling devices with a channel length of about
700 nm and such that the Schottky-barrier has a negligible impact on the
I   V characteristics since an ohmic contact is considered.
Semiconducting single-tube (ST) CNTFETs with RC;EC = 20 k
, 50 k
,
100 k
 are modeled with CCAM. Dierent values of an initial prefactor of
the current in the model (see Eq. (2) in [21]) enable dierent values of Rch.
High channel resistances are also considered in this study since experimental
results (see Fig. 4.11) suggest that the channel resistance may be much larger
than the contact resistance as common for other semiconducting technologies.
As an example, in Fig. 4.6(a) the transfer characteristics obtained for a de-
vice with RC;EC of 100 k
 are shown, where the YFM related data is obtained
by recalculating the drain current with the corresponding expression used in
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each method (Eq. (4.11) for YFM1 and Eq. (4.9) for YFM2;3, respectively)
using the parameters , Vth and  extracted with the corresponding method.
These curves also indicate the bias region where the YFMs have been applied.
The latter gives a fast and reasonable verication of the methods.
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Figure 4.6: Transfer characteristics of a ST CNTFET simulated using CCAM
(diamonds) with (a) RC;EC = 100 k
 and (b) 20 k
. ID calculated with
YFM1;3 mean values of RC;Y1;3, , Vth and  represented by triangles and
lled circles where as for the YFM2 mean values of same parameters are used
except the constant RC;Y2 [233].
The method which gives with 114 k
 the closest value to RC;EC for this de-
vice is YFM2. YFM1, in contrast, gives values in between 164 k
 and 172 k

while YFM3 values range from 116 k
 and 130 k
. The comparison of the
curves in Fig. 4.6 shows an excellent agreement between the calculated drain
current from YFM2 for not too large VDS while the calculation from YFM1
does not match the simulated data. YFM1 fails due to the approximations
used in deriving its underlying Eq. (4.11), i.e. neglecting the voltage drop
across the contact resistance (VGS  Vth  VDS=2). Due to a similar approxi-
mation, the method presented in [232] fails to give a good match between the
calculated current and the reference data. Despite the slight overestimation
of RC values associated to the consideration of both interfaces by the method,
the curve obtained with YFM3 gives also a good match. Similar results are
obtained for a simulated device with RC;EC = 20 k
 as shown in Fig. 4.6(b).
CNTFETs with dierent channel resistance Rch have been simulated for
each value of RC;EC. Fig. 4.7(a) shows the extracted values of the contact
resistances RC;Y1, RC;Y2 and RC;Y3 for these devices obtained with YFM1,
YFM2 and YFM3, respectively. Fig. 4.7(b) shows the relative error obtained
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by each method regarding to the ratio of Rch to RC;EC.
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Figure 4.7: (a) Contact resistance extracted with the dierent YFMs for ST
CNTFETs with RC;EC = 20 k
, 50 k
, 100 k
 and dierent values of channel
resistance (Rch = Rtot   RC;EC). (b) Relative error in the extracted value
of the contact resistance with dierent methods for RC;EC = 20 k
, 50 k
,
100 k
. The curves of the relative error for RC;EC = 50 k
 and 100 k
 are
almost identical.
The smaller Rch, the closer are the extracted values to the reference values.
However for larger Rch, only YFM2 and YFM3 deliver still reasonable results
with YFM2 with the closest values. The same trend has been observed in the
results obtained from the simulation of multi-tube (MT) CNTFETs modeled
with CCAM (not shown here).
The results obtained for the devices simulated with CCAM suggest that
YFM2 extracts a value close to the reference contact resistance set in the
equivalent circuit of the model.
4.4.2 Synthetic data from numerical device simulations
The numerical device simulator COOS described in Appendix A [144] is used
for simulating the current voltage characteristics of identical ST CNTFETs
but with dierent channel lengths, thus enabling to imitate a TLM test struc-
ture. The employed device simulator provides a self-consistent solution of the
semiclassical Boltzmann transport equation (BTE) and the Poisson equation
[6, 235]. Optical and acoustic phonon scattering is included with the mean
free paths for acoustic and optical phonons equal to 500 nm and 15 nm, res-
pectively. The simulation boundaries for the BTE and the Poisson equation,
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are set directly at the interfaces between the coated and uncoated CNT por-
tions. Tunneling through Schottky barriers is considered by means of the
WKB method. Note that an additional contact resistance is not included.
The simulated devices have 5 nm oxide thickness, an oxide permittivity of
16, a tube diamater of 1:8 nm, a spacer length of 5 nm and channel lengths
ranging from 30 nm to 800 nm. The simulations have been performed at VDS =
50 mV and VGS = 1 V for Schottky barrier heights of 0:1 eV and  0:2 eV,
where the latter value mimics an ohmic-like contact. A single sub-band has
been considered for the simulations. The TLM plot obtained for these devices
is shown in Fig. 4.8(a).
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Figure 4.8: Simulation data for CNTFET with dierent Schottky barrier
heights obtained with COOS. (a) TLM plot with Lch of 30 nm, 50 nm, 80 nm,
130 nm, 200 nm, 400 nm and 800 nm. The solid lines represent the linear
extrapolation of each set of data. (b) Transfer characteristics of the 30 nm-
long device with Schottky contacts showing ID calculated with parameters
extracted from YFM2 and YFM3.
The values of the contact resistance RC;TLM extracted with the TLM are
14:1 k
 for the Schottky contact and 6:7 k
 for the ohmic-like contact. The
latter result is close to the ballistic limit of the total resistance of about 6:5 k

per sub-band, which is expected for short channel devices with an ohmic-like
contact.
The Y-function based methods are applied to the simulated device with
the shortest channel length (Lch = 30 nm), for both values of SB within the
same bias region where TLM has been applied. Table 4.1 lists the contact
resistances extracted with the dierent methods. Note that Rtot = VDS=ID
is extracted from the output characteristics for low VDS. It can be seen that
YFM1 overestimates the contact resistance considerably and leads to values
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which are even larger than the total resistance. In contrast, the extracted
values from YFM2 and YFM3 are close to the TLM extracted values for both
types of devices. Hence, from this comparison it can be claimed that, with
the exception of YFM1, YFMs extract reliable values of contact resistance.
Table 4.1: Contact resistances extracted with TLM and YFMs from COOS
simulations. YFMs are applied to the device with a Lch of 30 nm. Rtot =
VDS=ID is extracted from the output characteristic at VDS = 50 mV and VGS =
1 V.
SB =  0:2 eV SB = 0:1 eV
RC;TLM (k
) 6:7 14:1
RC;Y1 (k
) 11:6 15:5
RC;Y2 (k
) 6:9 14:2
RC;Y3 (k
) 6:9 13:3
Rtot (k
) 7:2 14:6
The channel resistance Rch for both devices is 0:5 k
 which is obtained
as the dierence of Rtot and RC;TLM in each case. The ratio of the channel
resistance to the contact resistance is less than 0.01 for both types of devices.
As expected, for both devices the channel resistance is almost negligible.
In order to verify the feasibility of YFM2 and YFM3 for high channel
resistance devices, the extraction methods have also been applied to COOS
simulation results of the Shottky-like device and same device parameters but
with an increased channel length of 400 nm where scattering mechanisms are
much more dominant than in shorter devices, i.e., an increase of Rch is ex-
pected. The extracted values are compared with the results of the simulated
30 nm-long ST-CNTFET in Table 4.2.
The extracted RC;Y2 value of 15:7 k
 for the 400 nm-long device is still
quite close to the value of 14:2 k
 extracted for the quasi-ballistic device
with a channel length of 30 nm. The small deviation can be attributed to a
dierence in the electrostatics aecting the shape of the Schottky barrier and
thus the current ow. The total resistance of the long channel device is about
17:6 k
. The dierence of about 3 k
 between the total resistance of these
devices is thus only due to scatterring within the channel. The similarity of the
extracted value for the contact resistance of both, a short- and a relatively
long-channel device, suggests that the value obtained with YFM2 does not
include signicant contributions of scattering in the channel but the Schottky
barrier. While similar conclusions can be drawn for YFM3, if the mean of the
extracted values is considered, the extraction of a contact resistance larger
than Rtot at certain bias regions in the linear regime (normally at lower VGS)
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Table 4.2: Contact resistances extracted with TLM and YFM2 from BTE
simulations of a 30 nm and a 400 nm ST-CNTFETs with SB = 0:1 eV. Rtot =
VDS=ID is extracted from the output characteristic at VDS = 50 mV and VGS =
1 V.
Lch = 30 nm Lch = 400 nm
RC;TLM (k
) 14:1 14:1
RC;Y2(k
) 14:2 15:7
RC;Y3 (k
) 13:3 15:2
Rtot (k
) 14:6 17:6
indicates that the method is only valid at some extent. Hence, for the following
discussions, YFM2 is used unless stated otherwise.
4.4.3 Experimental data
Single-tube CNTFETs
Standard DC measurements have been performed on a top-gate ST CNTFET
with a channel length of about 800 nm (more specications of the device and
technology can be found in [20, 21]). Fig. 4.9(a) shows the measured transfer
characteristics at VDS = 0:5 V and 1 V for this device. YFM1 delivers a range
of values for the contact resistance RC;Y1 between 601 k
 and 937 k
 while
YFM2 gives 33:1 k
. Since Rtot equals 185 k
 (at VDS = 0:5 V, VGS =
 0:2 V), YFM1 overestimates the contact resistance considerably leading to a
nonphysical negative channel resistance, while the parameters extracted with
YFM2 are validated by the good agreement of the calculated ID using Eq.
(4.9) with the experimental data as shown in Fig. 4.9(a). The high value of
Rch of about 152 k
 could be associated with impurities and defects along
the tube. This leads to a high ratio of channel resistance over the contact
resistance of 4.5. Similar results have been obtained with the same method
for a dierent measured ST CNTFET in [236].
An extensively studied device is the top-gate ST CNTFET presented in
[63] with about 50 nm channel length due to its good electrical characteristics
(Fig. 1(c) in [63]). The reported contact resistance value in the original
publication is about 3:4 k
. This has been obtained by tting a numerical
model to the experimental data which does not include the contribution of
Rq. The latter has been validated in [144] where the same device has been
modeled with a Schrodinger-Poisson solver assuming ballistic transport, as
in [63], and in which the contribution of Rq is not included. The electrical
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characteristics of the device in [63] have been matched by the results obtained
in [144].
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Figure 4.9: Measured transfer characteristic of ST CNTFETs with a chan-
nel length of about (a) 700 nm and (b) 50 nm [63]. Diamond markers: ex-
perimental data. Lines and circles: ID calculated with Eq. (4.9) using
RC;Y2 = 33:1 k
 and 9:2 k
, respectively, and the mean values of the parame-
ters extracted with YFM2 ( = 23:1 µAV
 2,  = 1:2 V 1 and Vth =  866 mV
for the long device and  = 272 µAV 2,  = 3:17 V 1 and Vth = 34:9 mV for
the short device).
YFM2 has been applied to the experimental data taken from [63] in the
bias region from VGS = 0:5 V to  0:3 V at VDS = 0:3 V,  0:2 V and  0:1 V.
The extracted value of the contact resistance is 9:2 k
 which includes the
contribution of Rq, while the total resistance is about 36 k
 (at VGS =  0:3 V,
VDS =  0:1 V) yielding a channel resistance Rch of about 26:8 k
 and a ratio
of Rch=RC;Y2 of about 2.9. The validation of the extracted parameters is done
by the comparison of the calculated current and the measurements reported
in [63] shown here in Fig. 4.9(b), obtaining a good agreement in the bias
region where the method has been applied. In addition to this, it is worth to
notice that if the value of the quantum resistance of 6:5 k
 is subtracted from
the extracted contact resistance value, i.e., RC;Y2   Rq, a value of 2:7 k
 is
obtained which is closer to the reported contact resistance of 3:4 k
.
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Multi-tube CNTFET
YFM2 has also been applied to measurements of a MT CNTFET
3 from the
technology T1 (see Section 2.2.3) previously reported in [21]. MT CNTFETs
include not only semiconducting (s-) tubes in the channel but also metallic
(m-) tubes which do not allow to switch-o the device properly. Applying
YFM2 to the measurements of MT CNTFETs including m-tubes would not be
mathematically consistent with the model described by Eq. (4.9). Therefore
a post processing is applied to the experimental data in order to extract
the current owing through the semiconducting tubes only which enables
the application of the extraction methodology. For this, the minimum value
of the measured drain current ID;exp is substracted from the corresponding
transfer curve obtaining a postprocessed current ID;pp. The experimental and
postprocessed transfer characteristics are shown Fig. 4.10. YFM2 is applied
to the postprocessed data in the bias region of VGS = 0:6 V to 1:2 V at VD =
0:25 V and 0:5 V. It delivers a contact resistance value of 63:9
 while the
total resistance is 83:3
 (at VGS = 0:6 V, VD = 0:25 V) yielding a channel
resistance Rch of about 19:4
 and a ratio of the channel resistance to the
contact resistance around 0.3. The extracted parameters are validated by
calculating the current considering only s-tubes with Eq. (4.9) as shown in
Fig. 4.10. The absolute values of the extracted contact and channel resistance
are smaller for MT CNTFETs than for ST CNTFETs since several tubes in
parallel decrease the total resistance. For the studied device, a number of
about 2000 s-tubes is assumed which results in a contact resistance per tube
of approximately 128 k
/tube.
This same MT CNTFET has been modeled using CCAM where a contact
resistance of 76 k
/tube has been used to obtain a good agreement between
CCAM simulation results and experimental data (see Fig. 10 in [21]). The
dierence between the 128 k
/tube extracted for the contact resistance from
the postprocessed experimental data and the 76 k
/tube used in CCAM is
explained as follows. The impact of the Schottky barriers is captured by the
current source in the equivalent circuit of CCAM, so the value of the contact
resistance included in the equivalent circuit of the model is associated only
to the interaction of the metal and the coated portion of the CNT. This
separation of physical eects can not be done in experiments, hence the value
of contact resistance extracted from the experimental data includes the impact
of both interfaces, the metal-coated CNT interface and the coated-uncoated
CNT interface, as depicted in Fig. 3.1. Hence, in this case the extracted
RC;Y2 can only be used as an initial reference value for the compact model
but further considerations need to be done in order to obtain a reasonable
and justied value for this model parameter.
320 gate ngers of 0:4 µm length and 40 µm width, i.e., a total device width of 800 µm.
Channel length is 800 nm and gate length is 450 nm.
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Figure 4.10: Transfer characteristics of a MT CNTFET. Diamond markers:
(a) experimental data with metallic tubes and (b) post-procesed data consid-
ering only semiconducting tubes. Lines and circles: ID calculated with Eq.
(4.9) considering only s-tubes and using RC;Y2 = 63:9
 and the mean values
of the parameters extracted with YFM2 ( = 124 mAV
 2,  = 7:4 V 1 and
Vth = 98 mV).
Other devices in the literature
In addition to the experiments presented above, YFM2 has been applied to
experimental data of several dierent devices reported in the literature with
channel lengths ranging from 9 nm to 1:1 µm with single- [1], [22], [34], [37],
[57], [62], [63], [173], [233], [236], [239], [240] and multi-tubes [52], [54], [55] in
the channel. Results from T1 devices are also included. The Rch=RC-ratio of
these devices over the corresponding channel length is plotted in Fig. 4.11(a).
The total resistance, needed for the calculation of Rch, is obtained within the
same bias region in which the method is applied. A similar verication as the
one presented above for the dierent cases has been successfully performed.
RC;Y2 values of some ST devices are compared with the reported values ob-
tained with other methods and more sophisticated models as shown in Fig.
4.11(b).
Except for the 15 nm-long device [34], the contact resistance is dominant
for single-tube devices with Lch shorter than 40 nm due to the near ballistic
transport present at these dimensions. The high Rch=RC-ratio for the 15 nm
FET is associated to a technological issue inhibiting ballistic transport, a
contradictory result to the reported observations for this device [34] which
are misled by the innacuracy of the extracted RC, obtained with YFM1 in
[34], and the lack of a quantiaction of the transport such as Rch or mobility.
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Figure 4.11: (a) Rch=RC-ratio of single- and multi-tube CNTFETs of dierent
channel lengths reported in the literature. (b) RC obtained with YFM2 for
fabricated single-tube devices of dierent channel lengths compared with the
reported values obtained by other methods.
Additionally, due to the extraordinary enhanced transport, a 120 nm-long
device [62] achieves a low Rch=RC-ratio.
From this study it has been found that for ST devices with Lch larger than
40 nm RC is not dominant anymore due to scattering events in the channel
and the quantication of such parameter is not trivial as reported often in
the literature. YFM2 extracts reliable values also for these dimensions as
extensively discussed in previous Sections and shown here in Fig. 4.11(b).
The ratio for the three reported multitube devices [52], [54], [55], included
in Fig. 4.11(a) is around 1. Notice that a high concentration of semiconduc-
ting tubes (> 95%) is reported for these devices. Therefore an improvement
of the total contact and channel resistances due to paralel tubes is obtained.
The separation of contact and channel resistance is not trivial and extraction
methods for RC, such as YFM2;3, are required.
The results for both type of devices, ST and MT, from T1 ranges a-
pproximately between 1 and 10. Such scattered values for ST transistors
indicate that the fabrication process for both channel and contacts needs to
be improved since the condition for ballisitc transport in Schottky barrier
devices, i.e., RC > Rch, is barely achieved.
Fig. 4.11(b) indicates that YFM2 extracts values close to the ones obtained
from experimental TLM results [22] [34] and from a physics-based model4,
including quasi-ballistic devices [63].
4Self-consistent solution of 3D Poisson equation and a ballistic transport model in [63]
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4.5 Relation between contact resistance and
Schottky barrier properties in CNTFETs
Synthetic data of ST BG CNTFETs with dierent SB;ref and similar geo-
metrical dimensions and simulation settings as SDUT-1 (see Section 3.4.1)
have been generated with COOS-DD in order to quantify the Schottky bar-
rier contribution to a contact resistance. Notice that in fabricated devices
an additional resistance RC;ext in series to the intrinsic device is expected
due to feed lines or aditional interfacial layers. Simulations of similar devices
including an extrinsic resistance of 20 k
 are also performed. YFM2 and
YFM3 are applied to this data at a similar bias region referenced to Vth and
the extracted parameters are succesfully veried by the recalculation of drain
current as discussed above for each device. Results are summarized in Fig.
4.12 where the extracted contact resistances with each method are plotted
over the corresponding reference Schottky barrier height.
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Figure 4.12: Contact resistance extracted with YFM2 and YFM3 of SDUT-1
with dierent Schottky barrier heights: (a) without extrinsic resistance and
(b) with an extrinsic resistance of 20 k
. Notice that YFM2 extracts a single
value while YFM3 yields VGS-dependent values.
The eect of extrinsic series resistances is captured by the extracted values
of both methods since a constant increase of  20 k
, equivalent to RC;ext
set in the simulation, is observed (Fig. 4.12(b)) compared to synthetic data
without this additional parameter (Fig. 4.12(a)).
The trend of increasing extracted contact resistances for high Schottky
barrier heights, previously shown with atomistic simulations of short-channel
devices [165], is captured by both methodologies applied here. In contrast to
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[165], the results shown here are obtained for long-channel devices in which
the contribution of the channel resistance can be a challenging identication
of RC. The variation in VGS of RC;Y3 can be explained by the electric eld
dependence of the contact transparency, i.e., the barrier width.
YFM3 allows to study the contact transparency of a device due to its VGS-
dependent extracted contact resistance RC;Y3 directly from electrical char-
acteristics, a useful immediate tool for technology developers. 300 nm-long
CNTFETs with a 100 nm-gate in dierent positions, i.e., varying Lsp;s, have
been simulated with COOS-DD setting the Schottky barrier height to 0:2 eV5
in order to exemplify how the contact transparency can be read from YFM3
results.
In Fig. 4.13(a), RC;Y3 is plotted over the bias region at which YFM3 is
applied to the devices with symmetric (Lsp;s of 100 nm) and non-symmetric
gate (Lsp;s of 0 nm) while the verication via the transfer characteristic is
shown in the inset. The corresponding conduction band proles at the same
bias region are shown in Fig. 4.13(b).
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Figure 4.13: (a) Contact resistance extracted with YFM3 over VGS of a sym-
metric and non-symmetric device described in the text. Inset shows the ve-
rication of extracted values by the transfer characteristics: lines - synthetic
data, symbols - recalculated current. (b) Conduction band proles of each
device at the bias region where RC;Y3 values are extracted.
A gate closer to the source contact reduces the barrier width at that chan-
nel end due to the improved electrostatics in that region in contrast to a gate
at the middle of the channel, as shown in Fig. 4.13(b). Thus, a higher tunnel-
5Other geometrical parameters and simulation settings are similar to the ones described
for SDUT-1 in Section 3.4.1
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ing current in the non-symmetric structure enables higher total current due
to a lower contact resistance in comparison to the symmetric device, i.e., an
improved contact transparency is achieved with the non-symmetric device as
shown in Fig. 4.13(a).
Optimized device structures, such as the described above, additional gates
or a doped spacer region lead to an improved contact transparency in CNT-
FETs. This eect can be revealed by a weak VGS-dependence of the contact
resistance in a bias region close to the threshold voltage. This transparency
is a useful indicator for the device linearity [121] as well and thus, a reliable
extraction method such as YFM3 can be used as a rst evaluation test using
only DC data for fabricated devices intended for highly-linear high-frequency
applications.
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Mobility in CNTFETs
In contrast to the Schottky barrier height and contact resistance, parame-
ters associated to the interface between the CNT and the metal contact, an
essential parameter related to the transport of carriers within the CNT is
the mobility which relates the response of a carrier due to an electric eld.
The discussion on mobility along this Chapter is related to the channel and
device response to an electrical eld rather than the Hall mobility which is
not possible to measure in 1D systems [316].
During the last years, the CNTFET technology development has been
always encouraged, among other characteristics, by the demonstrated superior
carrier mobility in CNTs over other materials at room temperature [142].
In most of the CNTFET-related studies mobility is reported according to
a denition for conventional Si-based FETs [223] (see Eq. (5.1)) without,
in most of the cases, discussing the suitability of such model in 1D devices
and neither considering the inuence of device parameters on this channel
property, i.e., its degradation. Additionally, for short-channel CNTFETs and
Schottky-like contacts, where the performance is dominated by the contact
properties and the estimation of the electrostatics is challenging, the validness
of such conventional mobility denition is still an open question [199].
As a rst and immediate indicator of channel quality obtained from elec-
trical characteristics, the mobility quantication plays an important role in
the fabrication process of a transistor. In CNTFET fabrication, mobility has
been a useful metric to evaluate and choose a proper technological solution for
specic purposes. While an improved CNT alignment has been achieved by
growing the tubes on quartz substrate, this technique has been questioned for
CNTFETs intended for RF applications due to the lower mobility reported
in contrast to CVD-grown tubes on SiO2, and thus, alternative CNT growing
and placement techniques have been investigated for such devices [4]. For re-
ducing the number of metallic tubes in the channel, solution-processed CNT
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needs further improvement due to the lower mobility reported for devices built
with such tubes in contrast to CVD-grown CNTs [34], [230]. Whereas each of
these drawbacks may be caused by dierent physical phenomena, phonon in-
teraction between quarz and CNTs in the rst case [66] and structural defects
in the latter, the quality of transistors using these techniques can be quanti-
ed by a single metric such as the mobility. In general, a small mobility value
is not necessarily bad, especially if dierent process steps for improving the
channel shall be compared since large contact resistances might shadow the
improved channel quality if conventional mobility denitions are used [223],
misleading the conclusion about the technology development.
According to the way it is dened or obtained, the mobility is a critical
indicator of the intrinsic and extrinsic device performance. In eld-eect tran-
sistors for example, due to its direct relation with the carrier velocity, mobility
determines the switching speed of the transistor. Due to the extraordinary
mobility of 100 000 cm2=Vs reported for CNTs at room temperature [142],
the corresponding CNTFETs are expected to be faster than Si-based devices.
Additionally, for CNTFET-based sensors the mobility can reveal the quality
of such devices due to the change of conductivity per charge quantied by
this parameter. Hole and electron mobility in CNTs with a symmetric band
energy prole have been found to be approximately the same [67] in contrast
to bulk Si, and hence CMOS-like CNTFET applications can benet from such
feature. The reported mobility values for CNTFETs so far have been a use-
ful indicator for the technology improvement in specic studies as discussed
above, however, a standard denition of the carrier mobility in 1D-devices is
still under discussion. Compact mobility models for CNTs have been devel-
oped and experimentally veried based either on a Landauer approach [66],
[337] or in a combination of such approach with drift-diussion theory [234],
[254] enabled by a reinterpretation of physical phenomenona.
In this section, a review on experimentally derived values for the mobili-
ty reported in the literature is provided. A critical review on some mobility
denitions for CNTFETs, including short-channel devices, is given next fo-
llowed by a proposed denition of mobilities in such devices. Since the device
capacitance is a crucial parameter in the mobility calculations, some capa-
citance extraction methods are also discussed. The proposed denitions are
then applied to synthetic and experimental data available in the literature.
5.1 Review of mobility in CNTFETs reported
in the literature
Available experimental data for mobility  of single- and multi-tube CNT-
FETs reported in the literature have been found for devices with a channel
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length larger than 100 nm as shown in Fig. 5.1. In order to ease the data
analysis, mobility in this Section is clasied only in extrinsic ext and in-
trinsic int according to the elements involved in the calculation, i.e., ext is
device specic while int is channel material specic. In general, the separa-
tion between ext and int is reported by subtracting the eect of a contact
resistance in order to access the intrinsic device properties [142], [248], and
thus, the increase of int regarding ext depends on the contact quality and
the eectiveness of the contact resistance extraction method used for such
purpose.
All data discussed in this Section has been reported following the deni-
tion of eective mobility in conventional Si-based FETs at low elds [223] (see
Eq. (5.1)), unless specied otherwise, and within the quantum capacitance
limit (see Section 2.3.5). Only peak values have been considered and the
calculation has been based on hysteresis-aected data, unless specied oth-
erwise, i.e., a certain degree of uncertainty is expected. Notice that plotting
this parameter over length should be taken only as an evaluation of results
in dierent technologies and measurement environments. Trying to compare
these values is not trivial [256]. The dierent channel material characteristics,
such as defects, tube diameter, number of tubes, among others, of the devices
included in Fig. 5.1 lead to varied mobility values.
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Figure 5.1: Experimental data for mobility of single- and multi-tube CNT-
FETs reported in literature. Notice that this plot is not intended to bench-
mark dierent technologies (see main discussion).
One of the most cited works conrming CNTFETs as high mobility de-
vices reports an extrinsic mobility of 79 000 cm2=Vs from experimental data
of a 325 µm-long global back gate ST transistor with a SiO2 substrate thick-
ness of 500 nm [142]. An intrinsic mobility above 100 000 cm2=Vs is reported
as well for this device. Both intrinsic and extrinsic values are given at room
temperature. This so far has been the proof-of-concept conrming the mate-
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rial and device superior capabilities of CNT-based technology over Si-based
devices. The signicant dierence between this extraordinary value and the
few cm2=Vs reported rst for fabricated ST CNTFETs [32] can be explained
by an undesirable high doping concentration in the earlier work which has
been proven to decrease mobility in CNTs [66].
The extrinsic mobilities reported for ST CNTFETs are, in comparison to
the highest reference extrinsic value in [142], around 1 decade lower for channel
lengths in the range of 1 µm to 10 µm [66], [67], [147], [246], [248], [251] and
even lower for channel lengths of hundreds of nm [34], [230]. However, such
values are still comparable to the 1000 cm2=Vs eective mobility obtained
with conventional FETs [223].
The intrinsic CNTFET mobility dependence on CNT diameter, charge
density and ambient temperature has been experimentally observed [142],
[251] and captured by semi-physical analytical models [66], [337]. A quadratic
diameter-dependence and an inverse temperature-dependence of the mobili-
ty have been experimentally observed [66], [251] which are suggested to be
caused by the variation of eective mass and mean free paths due to dierent
temperatures and tube diameters [66] [251].
Regarding MT CNTFETs, the technology evaluation by an extracted mo-
bility becomes even more challenging unless identical fabrication conditions,
including the number of tubes, are considered.
Mobility in MT CNTFETs however is expected to be lower than in ST
devices due to additional scattering centers in the channel. Besides tube
crossings and imperfections, the tube density, 3 µm 1 in [244] and between
28 µm 1 and 49 µm 1 in [39] 1, can inuence on the extracted mobility as
well [249]. In addition to this, the channel capacitance required for mobility
calculations is even more challenging to obtain than in ST devices as pointed
out in Section 5.2.2.
The highest int of 5700 cm
2=Vs reported for MT CNTFET has been
achieved with a 2:9 µm-long device realized with an array of CNTS perfectly
aligned in parallel [244]. In contrast, a device with similar channel length [39]
and a non-perfect array reports a quite low value in comparison.
The lack of experimental data for short-channel devices can be explained
by a missing denition and/or interpretation of this parameter for ballistic
transport. This denition is overcome in this work by proposing a mobility
denition related to the ballistic transport characteristics.
1With a channel width of 400 µm in [244] and of 3:8 µm in [39]
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5.2 Mobility models for CNTFETs in the lite-
rature
5.2.1 General discussion
A general denition of the carrier mobility in a 1D-semiconductor based on
the relation of the carrier velocity v to the applied electric eld strength E is
given by2
 =
v
E
=
1D
nq
=
GL
nq
(5.1)
with the one dimensional conductivity 1D = GL, G the semiconductor con-
ductance, L the semiconductor length and nq the charge density per unit
length. Notice that Eq. (5.1) is an adapted version for 1D semiconductors
of the mobility denition based on drift-difussion theory for 3D semiconduc-
tors. In the context of this work, Eq. (5.1) is referred to as the conventional
mobility denition.
CNTFET experimental studies in general (see Fig. 5.1) have used Eq.
(5.1) to report a mobility in such devices by using the corresponding measured
output conductance at low eld and by calculating the channel capacitance per
unit length involved in the charge density, in the quantum capacitance limit
(see Section 2.3.5). The study reporting the highest mobility in CNTFETs
[142] also followed such approach. However, only few of those works have dis-
cussed the validity of this adapted model in 1D-devices. While this approach
can give useful reference values, the uncertainty related to the conductance
and carrier density calculation in CNTFETs due to contact resistance and
channel capacitance extraction is also included in the obtained mobility.
In [66], a mobility model considering multiband energy proles and based
on anayltical solutions of the 1D-conductance given by the Landauer-Buttiker
approach and the carrier density has been introduced. Models for energy-
dependent mean free paths of optical and phonon scattering, needed for the
1D-conductance calculation, are also introduced. The model considers in-
trinsic and ideal device properties, however, i.e., no information regarding
RC is provided. Additionally, the carrier density is obtained with an ana-
lytical expression for the density of states D(E). This mobility model has
experimentally been veried with dierent tube diameters and at dierent
temperatures. The model suggests an inverse linear dependence on tempera-
ture and a quadratic dependence on temperature, which conrms an earlier
semi-empirical mobility model based on the 1D-conductance [251]. Such pre-
vious model calculates  from the extrinsic characteristics despite reporting
a value for RC in the same study. A compact model version of the multiband
2With v = qE=m and the momentum scattering rate  = 1Dm=(nq2)
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mobility model in [66] involves a semi-empirical expression with tting pa-
rameters originally calibrated with numerical results considered to embrace
contact resistance contributions [337]. Table 5.1 summarizes the characteris-
tics of each of these models3. Details on the electrostatics considerations for
such models are discussed in the following Section.
Table 5.1: ST CNTFET mobility models available in the literature
[ref.] model comments
[66]
 = Lchq
4q2
h
P
i
1R
0
T (  @f0@E )dER
D(E)f0dE
,
T = (E;T )Lch+(E;T ) ,
D(E) = 4~vFP
i

1  iEg=2E
 1=2
 (E   iEg=2),
multiband and AP;OP models,
experimentally veried at di. T ,
dCNT-dependence fails at high n,
band structure needed,
B, ch and RC not discussed
[251]
 = q0m
(jVGS;x Vthj=a)
(1+(jVGS;x Vthj=a)2)2
,
a = 8q
3dCNT Cox
peak = C qvF~ d
2
CNT
TC - tting parameter
semi-empirical compact model,
describes dCNT and T trend,
only peak experimentally veried,
Cox with planar gate model,
extrinsic VGS;x used,
RC reported but not used for ,
B, ch not discussed
[337]
 = 0
Lch
+Lch
(dCNT)
C
all but Lch are
tting parameters
semi-empirical compact model,
veried with [66] for di. dCNT,
RC not reported, but eect
claimed to be included in ,
B, ch not discussed
Recent developments involve mobility models for nanoscale FETs derived
from combined Landauer-Buttiker and drift-diussion approaches [234], [254].
In these models, the mobility is reinterpreted in such a way it embraces both
a length-dependent term and a length-independent term and hence, charac-
terizing the mobility in ballistic transport in the rst case and in scattering-
aected transport in the latter. These models, together with a reinterpreta-
3(x) is the Heaviside function
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tion of the saturation velocity, enable a direct link between the conventional
and the Landauer-based theory for nanoscale FETs. The derivation of these
mobility expressions and their physical interpretation are discussed in Section
5.3.
5.2.2 Electrostatics in mobility calculations
For mobility calculations, the way the electrostatics are dened plays an im-
portant role as well as the use of intrinsic or extrinsic voltages by means of
considering the RC contribution (see Section 5.3). The charge density in 1D
semiconductors can be given by either the analytical solution or the numerical
solution of the integral of the density of states (DOS) over energy [207].
Mobility models using a numerical solution of the DOS consider the energy
band structure, such as the multiband model in [66] which seems to be able
to describe experimental data for low carrier density. Thus, a prerequisite of
this approach is the denition of internal transistor phenomena, such as the
electrostatics potential, which makes it somehow impractial for technology
evaluation purposes where a comparison of several device characteristics can
be needed.
On the other hand, dierent analytical expressions of the carrier density
have been proposed for CNTFETs [96] including an often used semi-physics
compact model expression [130], obtained from a so-called pseudo-bulk appro-
ximation in which all quantum mechanisms are ignored [4]. An alternative
analytical solution using the same approach is presented in Section 5.3.2 to
calculate the mobility and used later for reference purposes.
Although the above discussed approaches have been quite useful for mo-
deling purposes since they can describe, at some extent, the electrostatics and
hence the mobility, they normally require model parameters which are chal-
lenging to determine experimentally with e.g., DC measurements, and thus,
are not straightforward solutions for experimental technology evaluation.
The development of a physics-based charge model including an ecient
solution of the electron density, is still a subject of research in physics-based
CNTFET compact modeling community. Since this is beyond the scope of
this work, in addition to the pseudo-bulk approximation mentioned above,
a simplied representation of the carrier density oftenly used to calculate
mobility and evaluate CNTFET technologies, given by the device capacitances
and applied voltage, is discussed next.
The carrier density can be simplied to [223]
nq = CchV (5.2)
where V is the voltage perperdincular to the channel shifted by the threshold
voltage. Despite the commonly overlooked discussion regarding the involved
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resistances in the conventional mobility denition, the extraction methods
available in the literature are mainly focused on extracting the channel ca-
pacitance per length4 Cch in order to report a value with the conventional
mobility denition [223].
The capacitance used for mobility calculations in experimental studies of
ST CNTFETs [67], [142], [230] is often obtained using a model for planar or
coaxial gate architectures [121], i.e., using Eq. (2.27), with a tube capacitance
Ct equal to
5 0:4 fF=µm. However, as pointed out in such works, the eect
of the larger tube capacitance per length in comparison to the smaller gate
capacitance per length is minimum for the calculation of Cch. Notice that
some works involving ST [32], [246], [248] directly assume the device to operate
in QCL, i.e., Ct is neglected.
In MT devices, the channel capacitance per length is generally obtained
from the sum in parallel of gate and tube capacitance multiplied by the tube
density Dt [39], [40], [244], [247], [249], i.e., Eq. (2.27) is modied as
Cch =
Dt
C 1e;G + C
 1
t
; (5.3)
where Ce;G in this case is calculated with [256]
Ce;G =
20e
ln

2Dt
dCNT
sinh(2tox=Dt)

 : (5.4)
While Eqs. (2.27) and (2.33) are the most suitable option for ST devices,
Eqs. (5.3) and (5.4) are only valid for MT devices with perfectly aligned CNTs
in the channel and with a pitch larger than tox [39]. One main challenging issue
of these models is that they require precise information of the tube density
which is not trivial to obtain in practice. It is also worth to mention that the
plate capacitor model where Ce;G  Cox = Lg=tox used in several studies
[27], [243] has been demonstrated to overestimate the channel capacitance in
MT CNTFETs [241], [256] and thus it is not recommended.
Although additional measurements and test structures are required, a di-
rect and proper experimental characterization of the channel capacitance en-
ables a more precise calculation of the mobility since it would also reveal its
bias dependence. While this is possible in MT devices with high-frequency
layouts6 by means of S-parameter measurements, this has been proven to be
more challenging in ST transistors due to the non-suitability for HF mea-
surements of such devices. Besides parasitic capacitances, other electrostatic
4See Section 2.3.5 for a discussion on the device capacitances considered in this work
5Obtained from the density of states considering one subband, i.e., Ct = q2g(E) =
4e2=(~vF)
6Ground-Signal-Ground (GSG) layout.
118
5. Mobility in CNTFETs
eects not related to the channel, such as overlap capacitances [241], are su-
ggested to be removed from the total measured value.
Thus, the mobility in CNTFETs can be calculated with a capacitance
obtained from a cylindrical or planar gate model or with a de-embeded mea-
sured capacitance. While the latter is preferred, the selection of the extraction
method for the capacitance strongly depends on the available resources. For
the interest reader, a detailed comparison between the methods discussed here
for MT devices is presented in [256].
5.3 Proposed mobility denitions for CNTFETs
5.3.1 Ballistic, channel and apparent mobilities
In this Section, mobility denitions are proposed based on a expression found
by assuming that the drain current in CNTFETs can be described, under cer-
tain conditions, by a quasi-ballistic approach and by a semi-classical approach
indistinctively. These considerations have been lately followed by some com-
pact models for nanoFETs [234], [254] and it has been conceptually used in
Section 4.3.3 of this work. In contrast to such models however, mainly prac-
tical measureable parameters are involved in the equations presented next.
The electron drain current in quasi-ballistic transistors with ideal contacts
can be described by an electron transmission probability and the Fermi-Dirac
distribution fS=D(ES=D), an approach embraced by the Landauer-Buttiker
equation [18]. At small intrinsic drain-to-source voltage VDS;i the Fermi-Dirac
distribution for the drain is
fD(E)  fS(E ) + dfS(E )
dE
(ES   ED)  fS(E) + q dfS(E )
dE
VDS;i (5.5)
where ES=D is the source/drain Fermi energy level and q the electronic charge.
Thus, by considering an energy-independent eective transmission probability
Te , low VDS;i and ES   Ecc  3kBT , the Landauer-Buttiker expression in
the linear regime can be simplied as [17] [222]
ID  4q
2
h
TeVDS;i
Z 1
Ecc
dfS(E )
dE
dE = GqTe fS(Ecc)VDS;i; (5.6a)
ID GqTeVDS;i; (5.6b)
with Gq  155 µS as the quantum conductance and Ecc as the current control
energy dened as the minimum energy for which the transmission through
the device is not zero which is typically associated to the minimum of the
conduction band.
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On the other hand, from a semi-classical approach, the drain current eva-
luated at the current control point can be dened as
ID = Qt (VGS;i; VDS;i) v (VGS;i; VDS;i) = nq
VDS;i
Lch
; (5.7)
where Qt is the tube charge per length, v the injection velocity, n the carrier
density and Lch the channel length. For practical purposes, the charge density
per unit length nq is calculated here in the quantum capacitance limit as
nq = Cch (VGS;i   Vth) ; (5.8)
where the channel capacitance per length Cch is obtained here with a planar
or coaxial gate model [121] describing the gate electrostatic coupling (see Eq.
(2.33)) and the gate overdrive voltage as VGS;i   Vth.
Assuming that both approaches are equivalent, as succesfully followed for
compact modeling purposes [234], an expression for  is found by equating
Eq. (5.6b) with Eq. (5.7), i.e.,
 = GqTe Lch
nq
= Gq


+ Lch

Lch
nq
=: app; (5.9)
where a suitable approximation for Te in terms of an energy-independent
mean free path  such as Te  = (+ Lch) has been used [222], [234]. Esti-
mations of  for CNTFETs are not trivial. However, values can be obtained in
the framework of the Boltzmann transport equation [121] or by the calibration
of analytical models with experimental data [1], [254].
By considering Eqs. (5.8) and (5.9), the inverse of a mobility is given by
1
app
= Cch (VGS;i   Vth)

1
LchGq
+
1
Gq

=
1
B
+
1
ch
; (5.10)
where a length dependent ballistic mobility B is identied as well as a channel
mobility ch associated to scattering events [234]. The inverse of the sum of
both terms, following the Mathiessen's rule, is the apparent mobility. The
length dependence indicates that the shorter the channel, the lower the app,
thus, even in case of ballistic transport, a low value for app is obtained. In
order to get an idea of the intrinsic transport properties, i.e., to evaluate, e.g.,
the defect density, ch should be considered especially in case of short channel
CNTFETs.
The model derived above is valid for single tube CNTFETs only. In order
to extend the approach described here to MT CNTFETs, the total number
of tubes needs to be considered in the calculations [241], [256]. However,
this parameter is challenging to be characterized in practice. The cylindrical
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model extended to MT devices is only valid for perfectly aligned CNT ar-
rays in the channel and with a pitch larger than the high- oxide thickness
[39]. Alternatively, a direct and proper experimental characterization of the
channel capacitance enables a more precise calculation of the mobility. A de-
tailed comparison between mobility extraction methods for MT devices is not
included in this thesis, however, a comprehensive related study can be found
in [256].
In case of non-ideal contacts such as Schottky contacts and e.g. resistive
supply lines, part of the overall voltage drops in the contacts regions, leading
to semi-transparent contacts. In this case, the intrinsic voltages can be dened
as
VGS;i = VGS   IDRx
2
; (5.11)
where VGS is the extrinsic gate-to-source voltage, and Rx captures the voltage
drop of the non-ideal contacts.
B and ch are associated to intrinsic transport in the channel and thus the
contribution of phenomena at metal-CNT interfaces, characterized by a series
resistance Rs = RC   Rq including the contribution from drain and source
reservoirs, should be removed from the intrinsic gate voltage. The contact
resistance RC needed for the calculation of Rs is obtained by an extraction
methodology described elsewhere [233] (see Section 4.2). Hence, the length-
dependent B, characterizing fundamental eects in devices with non-ideal
contacts, is calculated as
B =
Lch
Cch
Gq
VGS   IDRs=2  Vth : (5.12)
ch in Schottky-type devices and considering also scattering related eects
is obtained with
ch =

Cch
Gq
VGS   IDRs=2  Vth : (5.13)
An apparent mobility app, calculated with Rs, satises the contribution
of B and ch described by the Mathiessen's rule such as
 1app = 
 1
bal + 
 1
ch : (5.14)
Notice that such relation is only true if the intrinsic gate voltage is calculated
similarly in Eqs. (5.12) and (5.13), i.e., same extrinsic eects are subtracted.
The extrinsic mobility ext is directly obtained from raw data, i.e., using
only VGS and VDS in Eq. (5.10) and considering that the quantum conduc-
tance is included in the extrinsic output conductance, hence
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ext =
L
Cch
ID=VDS
VGS   Vth : (5.15)
The above mobility denitions are valid for transistors with 1D channels
but applied only to CNTFETs in the context of this work. A ballistic mobility
should be understood as the characterization of carriers traveling ballistically
across the channel but scattered in drain and source contact regions, i.e., the
scattering events are separated by the channel length [234].
Notice that the ballistic and channel mobility can not be identied from
the conventional intrinsic mobility denition often given in the literature [142],
[255] in contrast to the apparent mobility denition given above since in the
rst no separation between length-dependent mobility and length-independent
mobility can be directly inferred. Expressions for of ch, B and app have
been previously suggested in the context of the virtual source compact model
for nanoFETs [234], [254], however, in contrast to the proposed denitions
in this work (Eq. (5.10)), parameters challenging to be obtained from ex-
perimental data such as a ballistic thermal velocity vT, in addition to , are
required for the former models. In the following analysis the mobility is ob-
tained following the proposed denitions, i.e., using Eqs. (5.10), (5.12)-(5.15),
however, alternative denitions of these mobilities are given next in order to
point out the advantages of the selected approach.
5.3.2 Alternative denitions
The 1D current transport described by the Landauer-Buttiker model, consi-
dering a parabollic band approximation, can be simplied as [234]
ID = Te Qt vT
2kBT=q
VDS: (5.16)
where vT is the ballistic thermal velocity and all other parameters have been
previously dened. Assuming that this approach is equivalent to the semi-
classical model given by Eq. (5.7) (see Section 5.3) and using the suitable
approximation of Te  =( + Lch), the expressions for a mobility aected
by scattering, i.e., the channel mobility, and for a length-dependent mobility,
i.e., the ballistic mobility, are given by [234]
ch =
vT
2kBT=q
; (5.17a)
B =
vTLch
2kBT=q
; (5.17b)
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from which an apparent mobility can be identied after following the Ma-
thiessen's rule. These expressions have been previously suggested in the con-
text of the virtual source compact model for nanoFETs [234], [254], [338],
however, in contrast to the proposed denitions in this work (Eq. (5.10)),
parameters challenging to be obtained from experimental data such as vT, in
addition to , are required.
Alternatively, mobility denitions can also be derived from Eq. (5.9) after
considering a dierent model for the electrostatics assuming that the charges
are dened by a charge control point Ecc, spatially independent bands and
single subband transport such as
Qt = q
 
n+cc + n
 
cc

; (5.18)
which is valid at Ecc = q  q cc with q as a potential shift.
By using an analytical solution for the charge density known as the pseudo-
bulk approximation [130] at small VDS such as
n+= cc =
Ct
q2
Z
ES=D
Ecc
E + q ccq
(E + q cc)
2   q2
dE =
Ct
q
p
 2cc   (q)2 =: ncc
(5.19)
the charge per unit length is thus expressed by
Qt = 2qncc = 2 Ct
p
 2cc   (q)2; (5.20)
with the tube capacitance per length Ct = 4q
2=(~vF) and the Fermi veloci-
ty vF  1 108 cm=s. By using Eq. (5.20) in Eq. (5.9) and the suitable
approximation for Te , a  cc-dependent apparent mobility reads
app =
vF
4

+ Lch
Lchp
 2cc  2
(5.21)
from which expressions for the ballistic and channel mobility can be also
obtained.
In general, the channel in 1D-devices can be characterized by a length-
dependent mobility, i.e., B, a scattering-aected mobility, i.e., app and by
a mobility depending on both eects, i.e., app. All these mobilities can be
dened in the context of the Landauer and semi-classical approach for the
current transport as previously shown. Expressions for these mobilities pre-
viously reported in the literature [234], [254] (Eq. (5.17)) have been found to
be useful and accurate for compact modeling purposes as long as the tting
parameter vT is selected correctly [254]. Another mobility expression based
on the pseudo-bulk approximation for the charge model (Eq. (5.21)), involves
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a channel potential shift which is challenging to dene without previous ana-
lysis of internal device mechanisms. While these approaches can accurately
described the mobility to some extent, they are not as practical as the pro-
posed denitions in this work (Eq. (5.10)) since the required parameters for
evaluating Eq. (5.17) can not be obtained without either a post-processing of
experimental data of a sophisticated modeling of the device under test. De-
spite a simplied electrostatics model is used in Eqs. (5.10), (5.12) and (5.13),
these descriptions involve parameters which can be obtained from electrical
characterization using standard measurement techniques, and hence, they can
provide useful rst reference values in order to evaluate certain technologies.
Since the parameter extraction from experimental data is the focus of this
work, the proposed denitions in Section 5.3.1 are applied to synthetic and
experimental data next.
5.4 Application of proposed mobility descrip-
tions
5.4.1 Synthetic data
The denitions of mobility presented above (Eqs. (5.10), (5.12) and (5.13))
are applied to synthetic data of four n-type single-tube (ST) gate-all-around
(GAA) CNTFETs with Lch of 30 nm, 180 nm, 400 nm, 600 nm and 700 nm
simulated using a Boltzmann-Poisson solver [144]. The spacer lengths are
equal to 5 nm, i.e., the gate length changes accordingly in each device. The
CNT diameter is 1:8 nm. The CNT is separated from the gate with a 5 nm
high- oxide with a permittivity of 16. The length and height of the source
and drain contacts are 5 nm both, while the gate height is 100 nm. A Schottky
barrier height SB of 0:1 eV for electrons is initially set. Tunneling is enabled.
Scattering processes are considered with acoustic mean free path ac and
optical phonon mean free path op of 400 nm and 15 nm, respectively. At low
elds, ac is expected to be dominant. Cross sections of this GAA structure
are shown in Fig. 5.2.
The transfer characteristics of the simulated devices at a VDS of 0:1 V are
shown in Fig. 5.3 [340] where the observed reduction of current with increasing
channel length is mainly related to scattering events. A contact resistance of
approximately 14 k
 is extracted for all devices using both TLM and a Y -
function based method (YFM2) [233] in the linear regime (see Section 4.4.1).
The latter is used to extract a VGS-independent RC for the other devices
under study in this Section as well. Notice that despite a constant value of
RC it has been shown in Section 4.5 that it is in good agreement with the
bias-dependent resistance values obtained with other method. YFM2 is used
here just to ease the discussion.
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Figure 5.2: Cross sections of the simulated ST GAA CNTFETs (not drawn
to scale).
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Figure 5.3: (a) Transfer characteristics of the simulated GAA ST CNTFETs
with dierent channel lengths and at VDS equal to 0:1 V. (b) VGS-dependence
of dierent mobilities obtained for the 600 nm-long device. Filled light-gray-
color markers represent peak values obtained with Eq. (5.21), i.e., with a
dierent electrostatics model. Data reported in [340].
The VGS-dependence of each mobility for the 600 nm-long device at a VDS
of 0:1 V and in the linear bias region where RC is extracted [233] is also
shown in Fig. 5.3. The lowest values are obtained for ext since all extrinsic
eects are considered in the calculation. In contrast to the other mobilities,
B is higher which is expected with ideal conditions for this device such as
ballistic transport and neglected inuence of contacts. Peak mobility values
are within the same range of values obtained from the simulation data at the
device linear region and with Eq. (5.21) at Ecc as indicated in Fig. 5.3(b).
The small discrepancy between values can be explained by the dierent charge
models used in both approaches. Similar results have been obtained for the
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other simulated devices.
The peak values of the extracted mobilities for all simulated devices are
shown in Fig. 5.4. The length dependence of app is a consequence of the
strong impact of Lch on B rather than on ch, since the latter is length in-
dependent (see Eq. (5.10)). For short channels, optical phonon scattering is
present while the probability for acoustic phonon scattering decreases signi-
cantly for Lch < ac. Hence, the increase of ch towards short-channel lengths
is due to the less pronounced scattering7 captured by the synthetic drain cur-
rent while B and consequently app and ext show a roll-o due to their
length dependence. The identication of mobilities with dierent dependence
on the channel length is important for the technology evaluation of short-
channel devices, especially ch since it reveals the true channel behaviour in
non-ideal conditions.
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Figure 5.4: (a) Dierent mobilities obtained for the simulated devices of dier-
ent channel length and same SB of 0:1 eV. Inset shows the ratio of apparent
mobility to channel mobility. Lines are added as a guide for the eye. (b) Ra-
tio of apparent mobility to channel mobility including results for the shortest
simulated device with two dierent SB.
A relation between the mobilities, based on Mathiessen's rule, can be
obtained as
app
ch
= 1  app
B
; (5.22)
which is shown in Fig. 5.4(b). As scattering eects become more signicant
for longer channels (Lch > ), ch is almost unchanged while app is still
7Although Lch < ac, low-energy scattering processes are present in short devices due
to the denition of the density of states involved in the scattering rate formulation [121]
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channel length dependent, thus approaching this ratio to its limit of 1. Hence,
app=ch is also a good indicator of the degradation of the transport from
ballistic conditions. Defects in short channels can be also identied if a high
app=ch  1 is observed in such devices. Interestingly, for 400 nm, i.e., for
the device with channel length similar to op in the simulations, the ratio is
exactly 0:5, which is predicted by Eq. (5.10) for such conditions.
Notice that with the mobility values reported here, vTs in the same range
of values ( 105 m=s) as in previous CNTFET studies [254] and below the
upper limit of the Fermi velocity [144] have been obtained for each transistor
using former models reported elsewhere [234].
The 600 nm-long CNTFET is simulated with dierent tube diameters in
order to verify the dependence of each mobility with this parameter.
In order to further study Schottky-type quasi-ballistic devices, the shortest
CNTFET is simulated with dierent SB. Results for the 30 nm-long CNT-
FET with SB of 0:1 eV and 0:2 eV are included in Figs. 5.3-5.5. The higher
SB leads to an 7 times larger RC in contrast to the initially simulated
structure which is shown by the decreased current in Fig. 5.3(a). Further-
more, while B, app and ch are almost similar for both devices as shown
in Fig. 5.5, since the intrinsic channel properties have not changed, ext is
lower by a factor of three for the device with higher SB due to the highest
impact of the barrier, i.e., higher Rs. The ratio of mobilities in Fig. 5.4(b)
however, indicates a slight change in the intrinsic transport which is explained
by dierent electrostatic eects associated to dierent SB.
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Figure 5.5: Dierent mobilities obtained for the shortest simulated device
with two dierent SB.
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5.4.2 Experimental data
The mobility denitions in Eqs. (5.10), (5.13) and (5.12) are applied to ex-
perimental data of single-tube CNTFETs [1], [10], [36], [142], [251], [255].
Extracted maximum mobility values are shown in Table 5.2 for fabricated
devices with dierent channel lengths. Feasibility of extracted parameters de-
pends on having reproducible electrical characteristics, i.e., on trap-free data
[10]. While the impact of traps is reported to be reduced for the data of the
long devices [10], [142], [251], [255], no trap information is reported for the
short transistors [34], [36], [1], [22]. Additionally, electrostatics and thus the
charge carrier density are challenging to estimate for extremely short chan-
nels. Hence, reported values for the latter type of devices should be considered
only as a guidance.
Table 5.2: Peak mobility values extracted from experimental data of fabri-
cated ST CNTFETs by applying the proposed denitions in Eqs. (5.10),
(5.12) and (5.13). RC and Cch used in the calculations are also reported for
each device.
[ref.]
Lch
(nm)
app
(cm2=Vs)
ch
(cm2=Vs)
B
(cm2=Vs)
ext
(cm2=Vs)
[142] 325 000 98 734 101 000 4:4 106 {
[251] 4000 15 723 17 688 141 490 129
[255] 2600 7576 9033 46 976 527
[10] 700 409 22 570 3160 187
[36] 50 939 10 329 1032 700
[1] 20 485 10 190 509 38
[34] 15 269 9230 276 42
[22] 9 51 2904 52 3
[ref.]
Lch
(nm)
RC
(k
)
Cch
(pF=m)
[142] 325 000 { 19
[251] 4000 28 55
[255] 2600 50 21
[10] 700 40 283
[36] 50 9:2 388
[1] 20 44 292
[34] 15 6:8 334
[22] 9 14 515
Based on the Mathiessens's rule, the maximum relative error of the ex-
tracted values is 5% by considering  equal to 500 nm which is a similar
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value to the one previously reported for the acoustic phonons mean free path
in fabricated devices [135], [255] expected to be dominant at the low VDS used
in these devices. Further deviations between  1app and the sum of 
 1
B and
 1ch can be associated with either the uncertain determination of Vth or the
approximations assumed for Cch. The latter can be improved by applying
experimental-based extraction techniques [256].
The length dependence of B is clearly observed in the results. Addition-
ally, the ratio app=ch is approximately 0:75 for the devices with Lch > 
indicating that the intrinsic transport is quite degraded from its fundamental
limits, i.e., app  B, due to either scattering or defects in the studied
devices. In contrast, for short devices a similar app=ch of 0:2 is found
for the 50 nm-long device[36] and for the shortest one [22] suggesting a higher
density of defects in the latter. Furthermore, the mobility values reported here
for the 9 nm-long device [22] are in good agreement (relative error of 1%)
with results obtained using numerical device simulations [205] after applying
the semi-physics based charge model [130] to the mobility denition i.e., Eq.
(5.21).
A higher channel resistance Rch(= Rtot   RC) [233] of 27 k
 is obtained
for the 50 nm-long device [36] in contrast to an Rch of 13 k
 obtained for
the 20 nm-long transistor [1], however, ch and app are slightly higher for
the rst device, thus indicating a better channel quality despite all diculties
to extract the correct channel charge as discussed above. While the channel
properties can be described by both eects resistance and mobility, the latter
is preferred since it considers the device electrostatics in contrast to the rst
indicator. The lower values of ch for short-channel devices in contrast to long-
channels are associated to large Cch (see Table 5.2) and dierent CNT growing
and sorting techniques inducing defects in the tube and larger uncertainties
in the deniton of Cch.
The multiband mobility model [66] listed in Table 5.1 and discussed in
Section 5.2.1 describes the results of the 4 µm-long transistor [251]. While
the VGS-dependence of the mobility obtained with such model and with the
denitions proposed in this work diers due to the approximations considered
for the electrostatics here (see inset in Fig. 5.6), the peak value of ch obtained
here is in good agreement with the 15 000 cm2=Vs obtained in [66] at ambient
temperature.
The diameter-dependence of peak mobility values described by the model
in [66] is shown in Fig. 5.6 as well as ch and app obtained in this work.
Reported mobility values in [251] of fabricated GBG CNTFETs with similar
device architectures and dierent diameters and channel lengths8 used in [66]
for model verication purposes are also included.
8dCNT = 1:5 nm, Lch = 10 µm; dCNT = 3:4 nm, Lch = 5:4 µm; dCNT = 4 nm, Lch =
4 µm
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Figure 5.6: Tube diameter dependence of peak mobilities. The solid line
corresponds to the numerical mobility model presented in [66]. Asterisks
represent reported values in [251] used in [66] for model verication. Squares
are peak channel mobilities obtained here with Eq. (5.13). Inset shows the
carrier density dependence of the mobility obtained with the model in [66]
and with Eq. (5.13) for the device in [251] with a dCNT of 4 nm.
Peak channel mobilities extracted here with Eq. (5.13) from experimental
data presented in [251] have a similar diameter dependence as the one cap-
tured by the numerical model suggested in [66] and in good agreement with
the previously reported mobilities obtained with other denition [251] used to
validate such model. The channel-length independence of ch eases the eval-
uation of the transport in this devices in contrast to app which is aected by
the dierent channel lengths of these devices.
Interestingly, for the device with practical tube dimensions, i.e., a diameter
of 1:5 nm, results of the numerical model in [66] and the practical denitions
presented here seem to have a better agreement than ch obtained for the
largest dCNT as shown in Fig. 5.6. ch obtained for other GBG device [22]
discussed above and with a reported diameter of 1:3 nm is also close to the
results described by [66] for this dCNT. However, the numerical model in
[66] fails to describe ch of other devices with similar dCNT but dierent gate
architectures such as TG [10], [36], [34].
The discrepancy between the extracted ch and the numerical model for
large dCNT is due to the dierent model for the DOS and  in both approaches.
Further deviations between reported and extracted value are explained by the
uncertainty in other parameters 9.
9Reported RC seems to be underestimated in [66] and no information regarding VDS
needed to obtain ID from the conductance curves in [251] is provided.
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Chapter 6
The CNTFET as an
emerging transistor
technology
The extraordinary intrinsic characteristics of CNTs have caused a strong im-
pact among the semiconductors research groups since their rst involvement in
electronic applications two decades ago. Despite the demonstrated outstand-
ing CNT-based devices, as a relatively young technology, specic CNTFET
parameters should be improved, e.g., contact resistance and Schottky barrier
height, and reliable fabrication and integration processes need to be deve-
loped, as discussed in the last Chapters, in order to directly compete with
incumbent semiconductor technologies. A performance comparison between
results of fabricated CNTFETs and other transistors with novel channel ma-
terials and/or gate architectures can be benecial to visualize how well the
CNTFETs are ranked against those other technologies.
In this Chapter, CNTFETs are evaluated as an emerging transistor tech-
nology by comparing specic performance indicators to ones of other emerging
devices. First, each emerging technology will be introduced briey, stating the
most interesting benets and disadvantages. A comparison of performance
indicators of the presented emerging technologies, and CNTFETs, is then
shown and discussed. Only some representative fabricated emerging devices
from the last decade are selected for comparison in order to focus the study
on the main conclusions. All discussions and comparisons presented in this
Chapter are related to FET technologies. While CNTFETs can be optimized
towards specic goals, at the end of this Chapter ultra-scaled CNTFETs are
deeply analyzed and optimized toward high-performance logic applications.
131
6.1. Emerging eld-eect transistor technologies
6.1 Emerging eld-eect transistor technolo-
gies
One of the major challenges in the semiconducor industry during the last
decades has been to overcome the short-channel eects [152] associated to
scaled Si-based MOSFETs. In addition to the advanced techniques modi-
fying the Si-channel and device structure towards an improved scaling by
e.g., exploiting dierent transport mechanisms, III-V materials as well as few
atomic layers materials such as CNTs, graphene or compounds known as tran-
sition metal dichalcogenides, like MoS2, are among the strongest candidates
for high-performance scaled transistor channels. Additionally, such technolo-
gies are candidates to overcome the demand for low power consumption and
high spectral eciency that Si-based FET technologies are not able to handle
after the 65 nm technology node [330]. The eld-eect transistors using the
above mentioned approaches are considered as emerging devices. While a
complete emerging electronics roadmap is out of the scope of this thesis, a
brief description of some of these emerging transistors is given next followed
by a technology comparison by specic performance indicators of selected
devices from literature.
6.1.1 Thin Silicon eld-eect transistors
Dierent approaches have been proposed in order to avoid short-channel e-
ects in scaled FETs while maintaining the same silicon channel [262]. The
Si-based device optimization approaches studied in this work embrace the
modied gate structure and improved substrate conguration, and the co-
rresponding devices under study with such characteristics are identied, in
general, as thin silicon eld-eect transistors (Thin Si FETs).
Regarding the modied gate devices, Si-based FETs with silicon ns sur-
rounded by a gate in multiple sides have been demonstrated [257]-[261] from
which the FinFET emerged as the most common conguration. In FinFETS,
a silicon n is almost entirely embedded in a gate covering it from two sides
and separated by a SiO2 layer from the top side [260], [261], thus, achieving
larger eective gate widths while maintaining a similar device footprint.
The leakage current as well as the electrostatic coupling between source
and drain regions in scaled FETs can be reduced by placing a buried oxide
within the silicon substrate. These devices are called Silicon Over Insulator
(SOI) MOSFETs and have been widely studied and optimized during the
last years [259], [263] leading to novel structures such as the ultra thin body
(UTB) SOI [259] and fully depleted (FD) SOI transistor architectures [268].
Thin Si FETs are actually a natural progression of the conventional silicon
technology rather than an emerging technology, i.e., they are compatible to the
132
6. The CNTFET as an emerging transistor technology
well stablished Si technology processes. Nevertheless, they are state-of-the-art
technologies and thus they must not be neglected when considering the future
perspectives of the semiconductor industry. Due to the extensive research on
them, Thin Si FETs have already made their way into ocial roadmaps for
future technologies [328]. Selected works from the last few years are included
in this study [259], [263]-[269].
6.1.2 Graphene eld-eect transistors
Graphene is a 2D material, rst reported almost 15 years ago [270], from
which single carbon atom thickness layers can be formed with a high degree of
stability. Additionally, high mobility at high electric elds was reported in the
rst graphene-related studies performed in suspended graphene sheets [271]
suggesting it as a strong candidate for new channel materials in ultra-scaled
transistors. A graphene based FET (GFET) is formed by using graphene
instead of Si in SOI transistor congurations. However, edge eects and
defects lead to a signicant reduced mobility compared to suspended graphene
layers.
GFETs have succesfully been demonstrated along with some proof-of-
concept applications, with a special focus on transistors on exible substrates
[321], [322], [325]. Nevertheless, the inherent metallic behaviour of graphene
due to its lack of bandgap, leads to a low Ion=Io -ratio in GFETs, on any sub-
strate, associated to a large oset current. This phenomena, as well as non-
optimized device parasitics, makes GFETs unsuitable for ultra large scale
integration [272], [325]. Additionally, the lack-of-bandgap related high AC
output conductance limits the GFET power gain by reducing the intrinsic
voltage gain, i.e., analog high-frequency applications are out of the scope of
these devices. Although fTs & 100 GHz have been reported [273]-[279], these
high values correspond to the intrinsic transistor, i.e., the channel rather than
the overall device performance is characterized, and should not be considered
for device performance projections. In order to overcome the above mentioned
issues, an articial bandgap can be opened up with a reduced graphene sheet
width, i.e., a graphene nanoribon, at the price of an even lower mobility and
decreased yielding.
6.1.3 Molybdenium disulde based transistors
Molybdenum disulde (MoS2), a layered transition-metal dichalcogenide ma-
terial, has been widely used as 2D single- or multi-layer channel material, in
eld-eect transistors as an immediate alternative to the gapless graphene and
its associated nature limits since e.g., a single-layer MoS2 has a direct bandgap
of 1:8 eV [280]. Short-channel eects are drasticallly reduced in MoS2 transis-
tors due to their associated layered-structure and ultra-thin body in contrast
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to Si-based technologies.
MoS2 eld-eect transistors are generally global back gate (GBG) and top
gate (TG) structures while SiO2 is used to separate the channel and the GBG,
HfO2 is the oxide for TG structures. Since the rst realization of a MoS2 FET
[280], dierent groups have reported and improved the performance of such
devices [281]-[293] including proof-of-concepts demonstrating their suitability
for digital [281]-[283] and high-frequency applications [284]-[287]. Due to a
high density of defects in the channel associated to the random size and shape
of the MoS2 akes, hysteresis, long-term drift and low mobility are obtained
in these devices.
6.1.4 Tunnel eld eect transistors
A tunnel eld-eect transistor (TFET) is an electronic device resembling a
PIN (p-region, intrinsic region, n-region) diode with an electric eld, applied
by a gate, controlling the carrier injection via band-to-band tunneling through
the modulated the barrier [294]. TFETs have been demonstrated using CNTs,
GNRs, monolayer, III-V materials, among other channel materials [294], thus,
the dimension of the carrier transport is dened according to the material
characteristics.
Due to the dominant tunneling mechanism, in contrast to conventional
devices, TFETs are not limited to the thermionic limit of conventional Si-
based devices, i.e., SS lower than 60 mV/decade can be achieved at room
temperature leading to improved switching characteristics. Recongurable
architectures have projected such performance [332], [333]. The presence of
traps and a low on-state current, associated with the dierent carrier injection
mechanism, are among the issues to overcome for this kind of devices.
6.1.5 Nanowire eld-eect transistors
A nanowire (NW) is a long, thin, wire-like semiconducting material, e.g.,
Si, in which the movement of the carriers is conned in one direction, i.e.,
the transport is in 1D alike CNTs. NWs are solid structures in contrast to
the hollow nanotubes and they are fabricated either by nanolitography or by
direct growing techniques. The nanowire diameter dNW can be up to tens
of nm and in general it is larger than dCNT. The associated 1D-transport in
such nanowires is translated into higher mobility materials in comparison to
bulk-Si, i.e., NWs are suitable to be used as transistor channels since high
Ion is expected. Single or multiple NWs can be used as a channel in a FET
leading to multiwire (MW) or single-wire (SW) NWFETs, commonly in a
GAA architecture, thus enabling an improved gate control over the channel
region. The dierence between SW NWFETs and devices using channels with
a reduced volume, such as FinFETs, is not unique and thus in this work, the
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dierentiation is make according to how the authors of each publication dene
their devices.
NWFETs are among the rst emerging transistor technologies considered
in certain technology nodes of standard roadmaps for semiconductors [328]
due to the possibility of vertical stacking of nanowires in GAA structures,
i.e., overcoming the performance improvement at channel/gate length limits.
While this approach can be also valid for stacked CNTFETs, the latter have
not been considered yet mainly due to fabrication related issues, however, a
direct comparison between these transistor technologies could elucidate the
dierences and advantages of each of them.
6.2 Technology comparison
A technology comparison between CNTFETs and other emerging devices is
performed next through specic transistor performance indicators in order
to provide a general overview on how well the technologies compete each
other in certain aspects and to identify the actual place of CNTFETs among
this ranking. From all the devices available in the literature, specially the
CNTFETs, only the most remarkable devices (usually those with the highest
current) are selected for comparison.
The variety of emerging electronic devices studied in this work involves
dierent architectures and channel materials and hence, the dominant trans-
port mechanism is not the same in all of them. While such diverse aspects
can inuence negatively if Si-based standard metrics are used as a reference,
e.g., ITRS [94] or IRDS [328] requirements, the emerging technologies can still
be fairly compared each other if similar considerations are followed. In this
work such conditions are limited to the number of dimensions in which the
transport phenomena occur within the device channel, the normalization of
the performance indicators and the conditions to identify the on- and o-state
of a transistor.
The following comparison is performed between devices in which the num-
ber of dimensions for the carrier transport is the same, except for multi-1D
channels which are ranked together with the 2D devices due to the increased
current driveability in contrast to single-1D channels.
In the literature related to emerging transistors, there is no standard nor-
malization procedure for the dierent performance indicators. There are dif-
ferent possibilites to normalize them however, e.g., by the diameter of the
channel, by the gated width region of the channel or by a given pitch. In this
Section, the performance indicators of 2D and multi-1D channels are normal-
ized to the gated width region, since in this way the normalized values do not
depend on the channel shape nor on the gate coverage along the channel. In
contrast, due mainly to the lack of information regarding device footprint in
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1D-transistors, the normalization is refered to the channel diameter in such
devices. Notice that for multi-1D channels information about the pitch or
tube/wire density is additionally required in order to obtain the absolute cur-
rent value from the normalized value.
An additional aspect to consider during the evaluation of emerging tech-
nologies is that, in terms of the directions of current ow, the channel length
is used as a footprint reference rather than the gate length, in contrast to Si-
based devices in which the gate and channel lengths usually either correspond
each other or in which the gate overlaps the channel region. In emerging
transistors however, certain gate architectures, such as BG, TG and GAA
described in Section 2.2.2, involve spacer regions, i.e., the gate is shorter than
the length region.
All TPIs extracted from the literature have been obtained after post-
processing the reported transfer characteristic so the minimum absolute cur-
rent is at a VGS of 0 V as discussed in Section 2.3.5 of this work. Notice that
all reported data include the contribution of the contact resistance.
Low power (LP) and high-performance (HP) are typical application sce-
narios for conventional MOSFETs which relate the performance indicators to
a specic technology node1. They are dened by certain milestones, obtained
from TCAD simulations, which used to be proposed by a dedicated com-
mittee from the semiconductor industry and they were presented in annual
reports of the International Roadmap of Semiconductors (ITRS) with the last
one reported in 2013 [94] and proposed later in the International Roadmap
for Devices and Systems [328]. While ITRS is not intended for emerging
transistor technologies and IRDS only considers NW- and Thin Si-FETs, a
short discussion on selected results within the context of HPITRS=IRDS and
LPITRS=IRDS scenarios requirements are included here in order to illustrate
the actual needs for scaled transistors.
6.2.1 2D and multi-1D channel devices
Fig. 6.1 shows the Ion=Io -ratio of dierent emerging transistor technologies
discussed above versus their corresponding on-state current. In order to ease
the discussion, four regions in such gure can be identied. Region I for
high2 Ion and discrete to high Ion=Io mainly embraces Thin Si FETs results.
GFET results are within region II which considers high Ion and low Ion=Io .
Mainly CNTFET results appear in region III for discrete to low Ion and low
to discrete Ion=Io , however, few results from other technologies can be also
identied within these values. Region IV for high Ion and discrete to high
Ion=Io includes most of the results of MoS2FETs as well as few from TFETs.
1Dened by the device footprint
2This qualitative evaluation is given in the context of Fig. 6.1, i.e., it is valid only for
the values of the emerging transistor technologies included there
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Figure 6.1: Ion=Io -ratio versus Ion taken from experimental data of dierent
emerging FET technologies with 2D and multi-1D channels. Ion is normalized
to the gated width footprint.
GFETs Ion=Io -ratios are among the lowest reported which is due to their
inherent lacking of bandgap. Thus, despite their high Ion, no benecial tran-
sistor features can be obtained unless the o-state current is reduced. The
latter is pursued by creating a bandgap but at the cost of higher fabrication
expenses. On the other hand, the largest Ion=Io -ratio obtained with most of
the studied MoS2FETs is at the cost of a a high VDD of more than 1 V and
a low normalized on-state current. The best trade-o between Ion=Io and
Ion is obtained with Si-based devices such as Thin Si FETs [264]-[266] and a
multi-NWFET3 [303] in which an on-state current larger than 500 µA=µm
and ratios larger than  105 are obtained.
Data for CNT technology is located in the middle part of the plot in Fig.
6.1. The normalized on-currents of CNTFETs are above of most of the TFET
and MoS2 technology values and close to graphene and thin silicon. A few
devices like [3], [64], and [320] directly compete with GFETs and Thin Si
FET in this aspect. One of the biggest issues in a MT CNTFET technology
is the presence of metallic tubes in the channel which prevents the device to
entirely switch-o as discussed in Chapter 2. This issue leads to low Ion=Io -
ratios in MT CNTFETs [4], [10], [64]. Advanced sorting techniques however
have lately enabled a more pure semiconducting multitube devices [53], [320],
and thus, improving Ion=Io -ratios which are only 1-2 decades below the ones
corresponding to Si-based devices while reporting decent [53] or similar [320]
Ion as well. Therefore, MT CNTFETs are expected to reach a similar on-
3It should be noticed that although dened as a nanowire-based transistor, the device
architecture in [303] resembles a tri-gate FinFET, i.e., it could be considered as a Thin Si
FET as well
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and o-current performance to the reported by Si-based devices as long as
CNT sorting and placement techniques, as well as contact engineering, keep
improving.
The channel length dependence of the on-state current as a measure for
the current drive ability from experimental data of 2D and multi-1D channels
is shown in Fig. 6.2.
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Figure 6.2: Ion over dierent channel length taken from experimental data of
dierent emerging FET technologies. Ion is normalized to the device width.
Multitube CNTFETs and multiwire NWFETs are considered for this com-
parison.
Besides reporting the best current performance as shown in Fig. 6.1, Thin
Si FETs and MW NWFETs are among the shortest devices with high Ion
[264]-[269], [303], [314] as expected for this somehow mature (Si) technology.
In general, jIonj of all technologies with the exception of TFETs presents an
inverse Lch dependence. MT CNTFETs reported for Lch are mainly between
100 nm to 800 nm. Shorter CNTFETs however have been demonstrated with
single-tube channels and they will be discussed in the following Section. No-
tice that one of the best MT CNTFETs discussed above [320] is not included
in Fig. 6.2 due to the lack of information regarding its Lch. Depending on
the corresponding VDD and resulting jIonj, Fig. 6.2 can be a good reference
to visualize the performance of emerging technologies for high-power applica-
tions.
The subthreshold slope SS (see Section 2.3.5) is a good indicator of the
gate control over the device channel and thus, of the low operating voltage
capability. SS of selected devices are shown in Table 6.1. TFETs surpass
the thermionic limit of 60 mV/decade due to the dierent dominant trans-
port mechanism, e.g., 50 mV/decade reported for the 1:5 µm device in [280].
However, one of the main goals, in terms of SS, of the emerging technolo-
138
6. The CNTFET as an emerging transistor technology
gies is to achieve low values for short devices. The Si-based devices achieve
SS of 85 mV/decade with the 20 nm-Thin Si FET [269] and 70 mV/decade
with the 34 nm-MW NWFET [303], while the best SS of 70 mV/decade for
devices with other 2D or multi-1D channel material so far is obtained with a
130 nm-MT CNTFET [52] in contrast to the 88 mV/decade reported for the
1 µm-MoS2FET [286]. Further eorts are made in all the technologies to nd
an optimized gate architecure and gate oxide towards lowering SS. In partic-
ular, the gate control in MT CNTFETs is also expected to improve with a less
presence of metallic tubes and tube crossings in the channel and therefore,
SS in such devices is expected to be closer to its thermionic limit [123].
Table 6.1: Additional characteristics and performance indicators of some 2D
and multi-1D channel transistors (* indicates that the device architecture
includes both top and back gate).
technology ref.
wg
(µm)
gm;max
(µS=µm)
Cg;tot
(fF=µm)
SS
(mV/dec)
GFET
[274] 20 380 2:3 -
[277] 8* 710 0:9 -
[279] 8* 7220 1 -
MW NWFET
[303] 1 - - 70
[304] 38 164 0:6 540
[314] 6:5 2:4 1:8 120
MoS2FET
[280] 4 1 0:2 74
[285] 4 60 0:1 158
[286] - 12 - 88
TFET
[296] 4 1 0:2 50
[297] - 3 - 70
[298] 100 - - 90
Thin Si FET
[265] 10 1000 - 90
[267] 1 1800 - 100
[269] - 1800 - 85
MT CNTFET
[3] 20 133 - -
[52] 1 - - 70
[64] 80 60 1 -
[213] 10 310 - -
In terms of transconductance, the highest values among the devices stud-
ied here are reported for thin Si transistors (see Table 6.1) which is related
to the sophisticated techniques to improve the gate control over the channel
associated to the mature Si technology, e.g., gm is enhanced by an UTBB
FDSOI device in [269]. CNTFETs present higher gm values than NW- and
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MoS2-FETs due to a careful gate design and intrinsic channel properties. In
[279] an impressive high gm is achieved with a sophisticated GFET designed
with a bilayer of graphene embedded within a top- and back-gate. While the
gate capacitance reported for the dierent devices in Table 6.1 are similarly
low, the parasitic capacitances of each device can limit the device performance
in certain scenarios and thus they need to be considered for the device evalu-
ation.
In order to summarize the above discussions, a comparison of selected re-
ported results with the 2026 ITRS requirements and 2027 IRDS requirements
for LP and HP applications is presented in Fig. 6.3. Some compromises are
made for this comparison and hence, it should be taken only as a reference
to understand the demands for each technology. By considering that the re-
quired jVDDj is 0:57 V and 0:65 V for ITRS and IRDS, respectively, only the
reported values from Fig. 6.2 which are obtained at 0:5 V  jVDDj  0:8 V
are included unless indicated otherwise. Also, the scaling ground rules of the
roadmaps are neglected.
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Figure 6.3: Comparison of suitable emerging devices for low-power and high-
performance application scenarios of both ITRS [94] (gridded lled area) and
IRDS [328] (lled area). See main text for the considerations to include results
in this Figure.
As the immediate scaling solution of Si-based devices, Thin-Si FETs are
the closest devices to be considered for LP and HP applications within the
context of ITRS and IRDS as shown in Fig. 6.3. The outstanding high values
for one of the studied performance indicators reported for MoS2FET
4 [280]
and GFET [278] included in the above gure are concealed for the considered
scenarios by the poor value of its counterpart. Reported CNT-, MW- and
4for this device VDS = 0:5 V and VGS  2 V
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T-FET values are discrete in terms of the requirements for LP and HP. It
should be noticed however, that the technology meeting more closely the VDD
consideration5 of this study is the CNTFET with four devices included in
Fig. 6.3. In the literature related to these technologies, the current ratio is
often reported by neglecting VDD without discussing it and thus, misleading
the corresponding technology projections.
The MT CNTFET performance, while already suitable for specic appli-
cations (see Section 2.4), should improve their static performance in order
to meet the roadmaps goals. This can be done by increasing the CNT den-
sity of well-aligned arrays and by improving the current injection, i.e., the
metal-CNT interface.
In addition to the discussion of emerging 2D and multi-1D transistors in
terms of static characteristics, the dynamic performance is discussed here by
analyzing reported fT of experimental data versus the corresponding device
channel length as shown in Fig. 6.4. From the selected publications in this
work, a 20 nm-FDSOI FET [268] shows the highest fT among all devices with
375 GHz, while GFETs and CNTFETs, with lower fTs than FDSOI tech-
nology, surpass other emerging transistors in this aspect with intrinsic values
reaching the THz regime. An important issue to discuss however, is that, until
a couple of years back publications of GFETs where focusing on intrinsic dy-
namic performance only, and thus, high fTs of tens of GHz [321], [274], [277]
and even hundreds of GHz [278] where reported as depicted in Fig. 6.2(b)
which are directly related to the channel material rather than the actual de-
vice. Reporting only the intrinsic fT can mislead the technology performance
projection and while it is a good indicator of the material capabilities, it is
not a useful value for circuit applications. An interesting exception for HF ap-
plications however, is the recently reported 60 nm-GFET [279] with extrinsic
(fT; fmax) of (70 GHz, 120 GHz) realized with a high-quality highly-aligned
bilayer of graphene on SiC substrate.
Intrinsic fTs of MT CNTFETs reach also the THz regime. In contrast to
GFETs, CNTFET device engineering during the last decade has lead to high
extrinsic fTs in the range of tens of GHz [213], [64]. [3], [317] for devices with
Lch between 100 nm and 300 nm from which the highest extrinsic (fT; fmax) of
(40 GHz, 40 GHz) corresponds to a 100 nm device with an optimized T-gate
structure for parasitics reduction [213]. Further extrinsic dynamic perfor-
mance improvements (fT;e of 60 GHz [204]) are expected by overcoming the
tube sorting and tube placement issues previously discussed (see Chapter 2)
as well as by obtaining a better contact transparency [4].
Si FET is the technology achieving the fT proposed by the ITRS at least
for one technology node due mainly to the already established process de-
velopment and wide knowledge of the Si channel. In order to reach similar
5as a reminder, such consideration of VDD is based on both ITRS and IRDS goals
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Figure 6.4: Extrinsic (empty) and intrinsic (lled) fT versus dierent channel
length taken from experimental data of dierent emerging FET technologies.
Multitube CNTFETs and multiwire NWFETs are considered for this com-
parison.
dynamic performance, parasitic couplings and contact resistances should be
reduced in CNTFETs as well as the optimization of the multi-1D channels.
In addition to the good static performance shown in Fig. 6.2 and discussed
above, the extraordinary 1D-related features widely discussed in this thesis for
CNTs6 and the already promising high fTs shown in Fig. 6.4 make CNTFETs
a strong candidate to compete with Si-FETs for low-power high-frequency
applications above the other emerging technologies.
6.2.2 1D channel devices
Some issues arise when trying to rank the transistor technologies using 1D-
channels due to the wide variety of TPI normalization, i.e., due to the lack of
a normalization standard for such devices. This gap is related to the fact that
at an industry level, 1D-devices are presently of little interest due to the low
driving current capability in comparison to transistor technologies used cur-
rently in industry. However, at a fundamental research level, a comparison of
normalized TPIs is needed for, e.g., performance projections, and is therefore
presented next.
Normalization by gate width is challenging to present for the 1D-devices
included in this Section due to the lack of information regarding this geomet-
rical parameter in the literature. A normalization based on an optimal pitch,
e.g., of 5 nm [22], will lead to an unfair comparison of devices with dierent
theoretical tube/wire density due to the dierent diameters. Therefore an
6High mobility, high linearity
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alternative normalization is proposed here for these devices which is based
on their corresponding tube/wire diameter. Notice that these normalized
values represent then an upper limit for fabricated transistors and that this
normalization procedure benets CNTFETs due to the inherent small CNT
diameters.
Fig. 6.5 shows experimental TPIs of single-tube CNTFETs and single-wire
NWFETs, i.e., 1D-devices, obtained from literature for devices with dierent
channel lengths. Notice that despite a huge amount of TPIs are reported
in the literature for both CNT- and NW-FETs, not all of them match the
standard denitions introduced in Section 2.3.5 (see Fig. 2.16), e.g., Ion is
reported at voltages dierent to VDD, leading to unfair comparisons. Hence,
only data meeting standard denitions are considered here. Due to the lack
of fT values for single tube/wire devices in literature the related discussion is
not included here.
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Figure 6.5: Ion=Io -ratio over (a) channel length and (b) gate length taken
from experimental data of single-tube CNTFETs and single-wire NWFETs.
CNTFETs, in general, have better current drive ability over NWFETs,
with values above 103µA=µm for devices from 5 nm to 700 nm [10], [22], [31],
[57], [62], [208], [320] as shown in Fig. 6.5(a). The shortest NWFET with
40 nm channel length [326], provides an Ion only approximately one decade
below the ones obtained with CNTFETs with similar Lch [57], [239].
Ion=Io -ratio, a TPI in which normalization is cancelled and thus enabling
a more straightforward comparison in this case, reveals in Fig. 6.5(b) result
varying over several decades for both devices. Such scattered data is related
mainly to the electrostatic control to alleviate leakeage current caused by
tunneling processes, which in the case of CNTFETs is obtained in [239] by an
improved metal-CNT interface. While ratios larger than 104 for CNT- and
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NWFETs longer than 30 nm are obtained, the discrete values ranging between
102 to 104 for shorter devices indicate that further improvements are required
for scaled high-performance transistors.
The subthreshold slope of the most promising CNTFETs in terms of
Ion and current ratio is 100 mV/decade and 75 mV/decade for the 60 nm
device [239] and 500 nm device [31], respectively, while the lowest SS of
95 mV/decade [305] and 62 mV/decade [309] for NWFETs of approximately
100 nm channel lengths despite the low Ion reported for these same devices.
Thus, the thermionic limit of 60 mV/decade seems to be achievable with scaled
1D devices after careful device optimizations.
The above gathered results have shown the performance of CNTFETs
versus other emerging transistor technologies and can be a good indicator
of which aspect of CNTFETs should be improved in order to be competi-
tive in specic applications while always taking care of the reproducibility of
such improved devices, e.g., MT devices should be optimized towards higher
Ion=Io -ratio while not degrading their on-state performance in order to com-
pete with Si- and MoS2-FETs, an issue which can be addressed by sorting tube
techniques or gate engineering. In the next Section, the performance projec-
tion of ultra-scaled CNTFETs is presented together with the analysis of the
device behaviour and the required improvements towards high-performance
devices.
6.3 CNTFET performance projections
In order to study the performance projection of ultra-scaled ST CNTFETs
for specic applications, dierent device architectures are evaluated by means
of a numerical device simulator providing a self-consistent solution of the 1D
eective-mass Schrodinger equation and the 3D Poisson equation [144]. While
Schottky barriers are considered, a series contact resistance is not included.
For the study discussed in this Section, the simulator has been initially cali-
brated to experimental data [22] of a CNTFET with a Lch of 9 nm [205].
Four dierent device architectures are studied: a top gate, a global back
gate, a buried gate and a gate-all-around structure (see Section 2.2.2 for de-
scription and schematic cross section of each structure). The channel length
is 5:9 nm for all devices. The high- oxide permittivity is 18 for all structures.
Design parameters of the simulated devices are listed in Table 6.2 where hs=d
is the source and drain contact height, hg is the gate contact height and tox
is the oxide thickness.
For each simulated CNTFET structure, ohmic contacts and Schottky con-
tacts are investigated which corresponds to hole Schottky barrier heights SB
of  0:15 eV and 0:15 eV, respectively, which under some conditions represent
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Table 6.2: Design parameters of the 5:9 nm CNTFET structures.
Lch
(nm)
Lg
(nm)
dCNT
(nm)
Ls=d
(nm)
hs=d
(nm)
hg
(nm)
tox
(nm)
TG 5.9 3 1.4 5 2 2 2
GBG 5.9 11.9 1 3 3 3 2
BG 5.9 5.9 1 3 3 3 2
GAA 5.9 3.9 1 3 3 3 2
Cr and Pd contacts [165]. Following the 2026 ITRS requirements given for
the high-performance application scenario, the supply voltage VDD = VDS is
set to  0:57 V in the simulations [94].
The simulated single-tube devices have a width equal to a pitch of 5 nm,
equivalent to a CNT density of 200 CNTs/µm, as suggested in [22], [341]
for high-performance devices. By applying periodic boundary conditions it is
possible to consider the electrostatic CNT interactions, i.e., screening eects,
resulting for such a narrow pitch.
6.3.1 Device performance
In Fig. 6.6, the transfer characteristics of the simulated CNTFETs with
dierent gate structures are shown. As expected, the devices with ohmic
contacts provide higher current in the on-state regime than the devices with
Schottky contacts. The rst contact type represents ideal devices, while the
latter is more likely to be found in realistic devices. BG, GBG and GAA
structures have similar Io . The highest value of jIonj is obtained with the
GAA structure while the BG structure delivers slightly higher values in the
on-state than GBG. TG structure does not switch-o entirely due to poor
gate control.
In Fig. 6.7, performance indicators extracted from NDS results of each
CNTFET structure with both types of contacts are shown. In order to have
a straightforward comparison of the device performance, the data are post-
processed as described in Section 2.3.57. All TPIs are extracted as described in
Section 2.3.5 with the normalized values are referred to the CNT pitch here.
A comparison with data available in the literature of devices with similar
Lch is included in the following analysis for reference purposes, however, the
main scope of this study is the comparison between dierent simulated gate
structures.
The plot of Ion=Io -ratio versus jIonj of the simulated CNTFETs is shown
7I.e., in such a way that Io corresponds to min(jIDSj) at VGS = 0 V while Ion is the
current at VGS = VDS = VDD after the post-processing.
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Figure 6.6: Transfer characteristics of the simulated top gate, global back gate
and buried gate p-type CNTFETs with a channel length of 5:9 nm and using
(a) ohmic-like and (b) Schottky contacts. Markers are included for guidance,
however, more points have been calculated.
in Fig. 6.7(a). Since there is no potential barrier for carriers in ohmic-like
contacts, these CNTFET structures have higher jIonj than the devices with
Schottky contacts. For Schottky contacts, the highest values of jIonj for the
BG and GAA structures overcome the experimental value reported in [208]
at a dierent bias point (VGS = VDD = j0:4 Vj) for a 5 nm p-type CNTFET.
However, due to a higher jIo j predicted in NDS, Ion=Io -ratio deviates from
the experimental data which can be explained by the dierence in the bias
points at which these indicators are extracted and by the dierent electro-
statics due to distinct contact properties [208]. These dierences explain as
well the discrepancy between the lowest SS of 212 mV/dec obtained with
the Schottky GAA structure and the 154 mV/dec obtained for a fabricated
5 nm-GAA CNTFET [208] as shown in Fig. 6.7(b).
In Fig. 6.7(c), the fT;i versus gm plot for the simulated devices is shown.
The devices with the best channel control, i.e., highest gm, are the BG and
GAA structures, which can be explained by a reduced parasitic coupling in
comparison to the other architectures. However, due to a large internal charge,
i.e., high Cg;tot, the GAA device performance is degraded in terms of fT;i. The
BG structure has the lowest Cg;tot, which translates into an excellent high-
frequency behaviour. Regardless of the contact type, the highest gm and fT;i
are obtained with the BG structure.
The switching characteristics of the CNTFET structures are shown in Fig.
6.7(d). CV=I represents the switching time of the device. The BG structure
with both types of contacts is the fastest device. This is directly associated to
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Figure 6.7: Performance indicators of the simulated CNTFET structures
with ohmic-like (lled markers) and Schottky contacts (empty markers). (a)
Ion=Io -ratio versus jIonj. (b) subthreshold slope over jIonj. (c) Switching en-
ergy versus intrinsic gate delay. (d) intrinsic cuto frequency versus transcon-
ductance. Crosses indicate data reported in [208] (Figure S3 used for (a)-(b)
and Table I used for (d)) for CNTFETs with similar dimensions to the ones
studied here but taken at a lower VDD than in this work.
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the improved electrostatics and high Ion (see Fig. 6.7(a)) of the corresponding
devices. The switching time of the BG structure for the device with Schottky
contacts, is similar to recently reported values for fabricated sub-10 nm CNT-
FETs [208]. Regarding the dynamic power indicator CV 2, the BG structure
is the device consuming the least energy per switching regardless of the type
of contact used. The dierence between these performance indicators and
the corresponding values reported in [208] is due to the low VDD used in the
latter, leading to a lower switching energy, and to a dierent denition of the
capacitance used for the calculation of the switching energy and the intrin-
sic gate delay. The high Cg;tot associated to the GAA structure degrades its
switching performance.
The energy delay product EDP , obtained from the product of the switch-
ing time and the switching energy, corresponds to 4:79 10 30 Js=µm for the
BG device with Schottky contacts. When comparing this EDP with EDP
of conventional sillicon devices in the 10 nm-node and with sub-10 nm CNT-
FETs, the values obtained here are less than in the rst case, and in a similar
range of values as in the latter (see Table 1 in [208]). The trade-o between
switching speed and switching energy, as well as the low value of EDP , make
the BG structures suitable for high-performance logic applications.
From the results discussed above it can be concluded that the best overall
performance of all the simulated devices is achieved with the BG structure.
Furthermore, it has been shown that the overall performance of the studied
BG CNTFET with Schottky contacts could be suitable for some applications
in technology nodes beyond 2023 [26]. However, due to the low barrier height
(see Fig. 6.9) leading to high values of Io , the values of Ion=Io -ratio are
lower than the ones obtained for devices with similar gate and channel lengths
previously studied elsewhere [166]. Thus, further structural changes should
be implemented in order to optimize this particular performance indicator.
6.3.2 Impact of structural changes
One possible way to improve the Ion=Io -ratio is by choosing CNTs with
dierent diameters [15] [17]. On the left side of Fig. 6.8, the plot of Ion=Io -
ratio over Ion is shown for CNT diameters varying from 0:5 nm to 2 nm using
the BG structure with a xed SB of 0:15 eV. The smaller dCNT, the larger
is the band gap, i.e., the higher Ion=Io -ratio.
The highest Ion=Io -ratio and the lowest SS of 116 mV/dec are achieved
using a CNT diameter of 0:5 nm. However, these improvements are obtained
at the cost of other performance indicators such as Ion, fT;i, CV=I and CV
2.
In Fig. 6.9(a), the valence band proles of the devices with xed channel
and gate lengths of 5:9 nm and dierent tube diameters are shown. For the
device with the shortest dCNT, jIo j and jIonj are reduced due to a lower
potential barrier for holes compared to the device with dCNT of 1 nm in both,
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Figure 6.8: Ion=Io -ratio versus jIonj for (a) dierent tube diameters and
Lch = Lg = 5:9 nm, and (b) dierent channel lengths, Lg = 5:9 nm and dier-
ent tube diameters. Results correspond to simulated BG CNTFET structures
with Schottky contacts. Dashed lines are added as a guide for the eyes. Ex-
perimental data indicated with crosses correspond to devices with Lch of 5 nm
[208], 9 nm [22], and 20 nm [320]. In all cases VDD is lower than the used in
this work.
o- and on-state. This severe suppression of current with decreasing the tube
diameter and the large Cg;tot associated to small dCNT [121] explains the
degraded performance indicators.
This performance degradation can be understood from the valence band
diagram shown in Fig. 6.9 (a), which shows that at the o-state region (VGS =
0 V) a higher barrier blocks the injection of current, i.e., considerably reducing
Io . At the on-state region (VGS = VDD) the barrier is thin enough to allow
tunneling current but not low enough to allow a signicative thermal current.
This reduction of carrier injection is reected directly in the degradation of
the displayed performance indicators.
Another possibility to improve the Ion=Io -ratio is to relax Lch while xing
Lg as demonstrated elsewhere [26], [166]. Fig. 6.8(b) shows the impact of Lch
on the device performance indicators for a xed Lg and two tube diameters
of the BG structure with Schottky contacts and symmetrical and undoped
spacers.
The highest Ion=Io -ratio is achieved for the devices with the longest chan-
nel regardless the tube diameter. The improvement in Ion=Io -ratio by in-
creasing the channel length is due to a lower jIo j which results from a better
channel control for longer channels as seen in the valence band proles shown
in Fig. 6.9 for the shortest and longest devices in the o- and on-state regions.
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Figure 6.9: Valence band proles along the channel of the BG CNTFET
structure with Schottky contacts for dCNT = 0:5 nm (solid lines) and dCNT =
1 nm (dashed lines) with a xed Lg of 5:9 nm and (a) Lch = 5:9 nm and (b)
Lch = 20 nm. Blue (coral) lines represent the corresponding valence band in
the on-state (o-state).
While an impractical low jIonj is obtained for a dCNT of 0:5 nm, reasonable val-
ues for jIonj and SS are obtained using a dCNT of 1 nm as expected for longer
channels [205], [101]. jIonj, Ion=Io -ratio and SS obtained with the latter
simulated device are similar to the reported values for fabricated CNTFETs
with channel lengths of 5 nm [208], 9 nm [22] and 20 nm [320] as shown in Fig.
6.8(b). The slight dierence between the simulation and experimental data
can be explained by the dierent electrostatics due to the distinct fabricated
gate structures as well as other VDD chosen in the referred publications.
The closeness of the performance indicators of fabricated devices with the
ones of ideal simulated conditions shown in this section could be an indica-
tor that ultra-scaled undoped CNTFETs are approaching their technological
limits.
Impact of doping
The device behavior can also be modied by doping the CNT in the spacer
regions [1], [140], [209]. Schottky-like BG CNTFETs with a dCNT of 1 nm, a
Lg of 5:9 nm and a Lch of 20 nm are simulated with constant p-type doping
densities NA varying from 1 105 cm 1 to 4 105 cm 1. Other geometrical
device dimensions are listed in Table 6.2. These results are shown in Table
6.3 where the values for the undoped device are also included.
The valence band proles for the device with dierent doping densities at
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Table 6.3: Performance indicators of a BG CNTFET with Lg = 5:9 nm and
Lch = 20 nm with dierent doping densities.
NA
(cm 1)
 Ion
(µA/µm)
 Io
(nA/µm)
CV=I
(ps)
CV 2
(aJ/µm)
EDP
(J s/µm)
0 105 134:5 101:2 0:24 20 4:8 10 30
1 105 213:2 107:1 0:16 19:7 3:1 10 30
2 105 308:2 156:9 0:11 19:6 2:2 10 30
3 105 318:6 243:9 0:10 18:4 1:8 10 30
4 105 428:1 291:5 0:07 17:9 1:3 10 30
o-state and on-state region are shown in Fig. 6.10. Due to doping, the spacer
regions are signicantly modied. The higher the doping density, the thinner
the potential barriers at the contacts, i.e., the higher the tunneling probability.
This leads to a higher current at higher doping densities, as reported in Table
6.3. The highest value of Ion=Io -ratio of 1:46 103 and the lowest EDP
correspond to the device with the highest spacer doping concentration. This
is obtained, however, at the cost of a larger SS of 163:9 mV/dec. Switching
time and switching energy also improve with higher doping concentration due
to a reduced capacitance.
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Figure 6.10: Band proles of the BG CNTFETs structure with Schottky
contacts and Lg = 5:9 nm, Lch = 20 nm and dierent p-type doping densities
at (a) VGS = 0 V and (b) VDS = VDD. The insets show the rst 3 nm of the
channel where a thinner barrier can be observed as doping increases.
While an improved Ion=Io -ratio and SS are obtained with structural
changes and dierent spacer doping densities, other performance indicators
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for the same devices are degraded. Thus, other structural changes such as a
non-symmetric gate or a feedback gate need to be considered in order to nd
a balance between all performance indicators.
From the ultra-scaled devices studied in this Section, the BG CNTFET
turns out to be the device achieving the best performance for gm, fT;i, CV=I,
CV 2, SS and Ion regardless the contact quality. However, the high Io in this
device leads to a low Ion=Io -ratio. Despite the Ion=Io -ratio, this particular
device could be suitable for high-performance logic applications according to
previous discussions [24].
In order to improve the Ion=Io -ratio, structural changes are necessary. It
has been shown that higher Ion=Io -ratio and lower SS can be obtained, while
reaching reasonable jIonj values, with Schottky-like BG CNTFETs having a
gate length of 5:9 nm, a channel length of 20 nm and a tube diameter of 1 nm.
These performance indicators are in the same range of values as the ones re-
ported for fabricated devices with similar channel lengths [22], [208] and [320].
Doped spacer regions lead to even higher Ion=Io -ratio and lower EDP . These
results are suitable to guide the technology development towards ultra-scaled
CNTFETs for various application scenarios. Similar thoughtful analyses have
been carried out and presented elsewhere towards the improvement of CNT-
FET performance in specic applications, e.g., for high-frequency [121].
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Chapter 7
Summary and conclusions
The fundamental properties, device architectures, electrical characteristics
and fabrication issues of carbon nanotube eld-eect transistors have been re-
viewed in this work as well as the proof-of-concept studies which have shown so
far the capabilities of this technology one it reaches. Based on that, this thesis
focuses on the discussion of three key CNTFET parameters which dene and
characterize the device behaviour: the Schottky barrier height, the contact
resistance and the mobility. Schottky barrier height and contact resistance
extraction methods for CNTFETs have been proposed based on the physics-
based description of phenomena at the metal-CNT interface. Additionally, a
more practical approach to obtain the carrier mobility in the corresponding
one-dimensional device channel has been presented.
The relation between the metal and CNT work functions can qualitatively
describe the type of contact in a CNTFET, i.e., n-, p- or i- type. How-
ever, the conventional Schottky-Mott theory is not suitable to quantitatively
characterize Schottky barriers in metal-CNT interfaces. Thus, the available
extraction methods have been discussed. A rigorous analysis of the theory re-
lated to the often used activation energy method reveals an underestimation
of the Schottky barrier height in the metal-CNT interface. Therefore, the
Landauer-Buttiker equation for 1D devices has been considered for the ex-
traction of Schottky barrier heights. The reliability of the extraction method,
named here 1D LBM, has been shown for synthetic and experimental data of
CNTFETs with dierent gate architectures and contact materials. Moreover,
a FET test structure with a displaced gate has been suggested, which signif-
icantly improves the accuracy of the barrier height extraction in conjuction
with the 1D LBM in contrast to the conventional 3D AEM. In addition, the
expected aordability of the fabrication of buried- or top-gate test structures
makes this extraction method plausible to be applied. The accuracy improve-
ment obtained with this extraction method is crucial for the technology de-
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velopment of nanoFETs, especially for CNTFETs, and for the verication of
more sophisticated models. The same extraction method underestimates the
barrier in multitube devices where metallic or non-identical semiconducting
tubes are involved.
The concept of contact resistance for CNTFETs, an electrical representa-
tion of the Schottky barrier eects, has been reviewed as well as some of the
methods to extract it. Due to the inherent ballistic properties of short CNTs,
a minimum channel resistance is expected in suciently short CNTFETs. By
exploiting such considerations, most of the CNTFET literature reports the
contact resistance as the measured resistance between source and drain, es-
pecially for short channels. However, due to impurities and defects in the
fabrication of CNTs, the channel resistance could become signicant despite
the channel length. Therefore, obtaining a value for the contact resistance
in fabricated devices could be not as straightforward as suggested. Contact
resistance extraction methods have been proposed and successfully veried
with synthetic and experimental data of reference suitable test structures.
Y -function based methods have been applied to extract the value of the
contact resistance in single- and multi-tube CNTFETs working within the
quasi-ballistic regime or in the diusive limit. Such methods, developed within
the framework of long channel Si MOSFET theory, are physically justied by
reinterpretating the traditional MOSFET models for nanoscale devices and
can be veried by calculating the drain current with the parameters extracted
with each method. This YFM provides values for a eld-dependent and a
eld-indepent contact resistance which are close to each other in most of the
cases. The proposed YFMs have been applied to synthetic and experimental
data and it has been found that the contact resistance extracted with these
methods is similar to the value extracted from the well-known transfer length
method within the same bias region as well as to values obtained with more
sophysticated models, thus implying a similar condence. YFMs have the
advantage over TLM that no special test structures are needed, making them
applicable to individual transistors.
Most of the CNTFET studies in the literature report a value for a mobility
obtained by the conventional eective mobility denition for Si-based FETs,
however, the quasi-ballistic transport features are sometimes overlooked in
such calculations. Available analyticial mobility models often require know-
ing the device band structure which could be challenging to characterize ex-
perimentally. Thus, although it has been a guidance for the technology de-
velopment, a proper quantication of mobility in CNTFETs is still an open
issue.
Practical denitions derived from the 1D Landauer-Buttiker equation have
been obtained to characterize the carrier mobility in dierent transport condi-
tions for CNTFETs. Parameters involved in such denitions can be extracted
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from individual electrical transistor characteristics. A length-dependent bal-
listic mobility, associated to the fundamental limit by the quantum resis-
tance, corresponds to ideal ballistic channel transport conditions and fully
transparent contacts. Both the length-independent channel mobility and the
length-dependent apparent mobility describe the intrinsic transport within
the channel. Their ratio is a good indicator of imperfections and scatter-
ing events. The denitions presented in this work are found more suitable
for CNTFETs rather than the conventional mobility concepts which do not
distinguish specic phenomena aecting the carrier transport. In addition,
they can be used for benchmark studies (app), technology evaluation (app
and ch) or verication and calibration of existent models (app, ch and B).
The length-independent channel mobility denition proposed in this work has
been found to reveal features of the channel quality under dierent transport
conditions, especially for short channel devices.
As an overview of the actual device performance of emerging transistor
technologies, experimental data from some of them have been fairly compared
to each other in terms of static and dynamic performance indicators with a
special focus on CNTFETs. Leaving Si-based transistors aside, CNTFETs
have shown an attractive performance for low-power applications. While the
Ion of MT devices is expected to be improved after device optimization by,
e.g., improving the contact transparency, their already high values of Ion=Io -
ratio are expected to increase once undesirable tube crossings and metallic
tubes are removed from the channel. In addition to this, CNTFET is the
emerging technology reporting already intrinsic cuto frequencies in the THz
range and extrinsic cuto frequencies in the GHz range. While the rst is an
excellent indicator of the material capabilities, the latter, together with the
inherent expected linearity, and the relatively high current drive capability,
make them already a perfect option to compete with Si-based FETs for high-
frequency applications requiring low power consumption in contrast to other
emerging transistor technologies.
Feasible device architectures for ultra-scaled ST devices have been studied
down to a channel length of 5:9 nm by means of a numerical device sim-
ulator. The improvement of specic performance indicators towards high-
performance logic applications has been achieved by structural changes in a
buried-gate architecture.
The discussions and methods presented in this thesis have been developed
in order to contribute to the CNTFET modeling and technology develop-
ment towards making these promising devices strong competitors, or even an
alternative solution, of Si-based technologies.
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Appendix A
Numerical device simulator
COOS
Numerical device simulations (NDSs) as well as electronic quantum trans-
port simulations (EQSs) are two methods with potential for exploring fea-
sible nanoFET architectures. Specically, NDS is capable of describing the
behaviour of CNTFETs with large dimensions considering the overall device
electrostatics and the overall device footprint within an acceptable time for
engineering purposes in contrast to the computational burden and restric-
tions of device architectures that a similar evaluation would supposed for
EQS [166]. NDS can be calibrated by adjusting the model parameters either
to experimental data or to simulation data of more fundamental methods.
In this work, NDSs have been performed with COOS [144], [339], an in-
house numerical device simulator considering a self-consistent solution of the
3D Poisson equation and the corresponding transport equation which is chosen
according to the intended device application and channel material. COOS
ahs been a more than useful tool for this thesis. However, it is out of the
scope of this work to provide a complete discussion on it. Hence, it is only
qualitatively described in this Appendix. For more details, the interested
reader is referred to the seminal related works [144], [339]. The implemented
transport equations and related features in COOS are listed next.
 1D eective-mass Schrodinger equation. Enabled for DC and transient
simulations; 1D semiconductor dimension; Schottky-like contacts; tun-
neling; ballistic transport; medium computational speed; validated with
electronic quantum simulation results and experimental data; used for
short-channel device studies [144], [148], [205], [166].
 1D/2D drift-diusion equation. Enabled for DC, AC and transient simu-
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lations; 1D semiconductor dimension; ohmic and Schottky-like contacts;
tunneling; scattering considered by dierent mobility; fast simulation
speed; validated with other transport equations results and experimen-
tal data; used for relatively long channels [341].
 1D Boltzmann transport equation with Monte-Carlo method. Enabled
for DC and transient simulations; ohmic and Schottky-like contacts;
scattering considered by dierent mean-free-paths; slow computational
speed; validated with other transport equations results and experimental
data; used for relatively long channels [6].
{ 1D ballistic Boltzmann transport equation. Enabled for DC; bal-
listic transport; fast computational speed.
For all COOS modules1: 1D, 2D, and 3D device dimensions are possible,
band-to-band-tunneling is enabled. A variety of band structure, scattering
and mobility models are also available. The general equations involved in
COOS are collected next.
 Poisson equation:
r (r ) =  ; (A.1)
with  as the electrostatic potential and  the charge density given by
 = q (p+ pt +ND   n  nt  NA) ; (A.2)
where n and p are the free carrier densities, nt and pt the trapped carrier
densities and NA and ND are the acceptor and donor concentrations.
 Drift-diusion equations:
@n
@t
+
@nt
@t
=
1
q
r ~Jn   r; @nt
@t
= ctnn (Nt   nt)  cdnnt (NC   n) ;
(A.3a)
@p
@t
+
@pt
@t
=  1
q
r ~Jp + r; @pt
@t
= ctpp (Nt   pt)  cdppt (NV   p) ;
(A.3b)
with
~Jn =  qnnrn; (A.4a)
~Jp =  qpprp; (A.4b)
1A simulation module is the self-consistent solution of the Poisson equation and any of
the transport equations.
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where ~Jn(p) is the electron (hole) current vector, r the recombination
rate between bands, ctn(p) is the trapping (detrapping) rate for electrons
(holes) and n(p) the quasi-Fermi potential for electrons (holes).
 1D eective-mass Schrodinger equation:
  ~
2m
@2(x; t)
@x2
+ V (x; t)(x; t) = i~
@(x; t)
@t
(A.5)
 1D Boltzmann transport equation:
@f
@t
+ vg
@f
@x
  qF
~
@f
@k
= s+
@f
@t

coll
(A.6)
where vg is the group velocity, F the electric eld, s the generation rate
per time and @f@t

coll
a collision operator dening the scattering rate.
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Appendix B
Semi-physical large signal
compact model: CCAM
Synthetic data generated for contact resistance extration studies in Chapter
4 has been obtained by means of the semi-physical compact carbon nanotube
eld-eect transistor model named CCAM [21]. Semiconducting and metal-
lic tubes are considered in CCAM, thus enabling the modeling of single- and
multi-tube CNTFETs and scaling from single-nger to multi-nger structures
for a given gate length. Additional features include parasitics, ambipolar
transport, dynamic behaviour and an adjunct trap model. CCAM is imple-
mented in Verilog-A and it is freely available [331]. The electrical equivalent
CCAM circuit is shown in Fig. B.1.
The intrinsic elements of CCAM are the series contact resistance for semi-
conducting and metallic tubes RXcs=m, a current controlled source represent-
ing the total current of semiconducting and metallic tubes Isem=met and ca-
pacitors representing the internal tube charge of semiconducting tubes _QtX
and metallic tubes CXmt. Notice that the Schottky barrier contribution is
embraced by the current model. The extrinsic elements are the nger resis-
tances RXf , the gate resistance RG and the parasitic capacitances CXXp. The
analyticial formulation of each parameter are available in [21], [331] for the
interested reader.
CCAM describes well the results from the Boltzmann transport equation
and experimental data of Schotky barrier-like CNTFETs from technology T1
[10], [21]. A comparison between CCAM results and experimental trans-
fer characteristics of ST and MT T1 devices are shown in Figs. B.2(a)-(b).
CCAM scalability capabilities are demonstrated by the good agreement be-
tween peak values of the transconductance and cuto frequency of devices
with dierent gate width as shown in Figs. B.2(c)-(d).
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Figure B.1: CCAM electrical equivalent circuit.
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Figure B.2: Transfer characteristics of (a) ST and (b) MT CNTFETs from
technology T1 [203]. Symbols are experimental data and lines correspond
to CCAM results. Comparison between CCAM and experimental data of
(c) peak transcodnuctances and (d) peak cuto frequencies for dierent gate
nger widths from technology T1 [203], [21].
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Appendix C
Derivation of ID equation
used in Y -function
methods
The procedure to derive Eq. (4.9), i.e., the drain current model used in YFM2
and YFM3, is presented in detail next. The internal transistor drain current
can be described, within the drift-diusion approach, as
ID =
0CG
L2ch

VGS;i   Vth   VDS;i2

1 + 0(VGS;i   Vth) VDS;i = 

VGS;i   Vth   VDS;i2

1 + 0(VGS;i   Vth) VDS;i;
(C.1)
where 0 is the mobility reduction coecient. All other terms are properly
dened in Section 4.3.3. By considering the internal voltages
VGS;i  VGS   IDRC
2
; (C.2a)
VDS;i  VDS   IDRC; (C.2b)
in Eq. (C.1), one gets
ID

1 + 0

VGS   IDRC
2
  Vth

=

VGS   Vth   VDS
2

(VDS   IDRC)

;
(C.3)
which after rearranging all ID terms in the same side of the equation leads to
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ID

1 + 0

VGS   IDRC
2
  Vth

+ RC

VGS   Vth   VDS
2

=
VGS   Vth   VDS
2

VDS:
(C.4)
By grouping terms and neglecting the voltage drop over the intrinsic transistor
diminished by the mobility reduction coecient, i.e., 0IDRC  0VDS (see
denition of VDS;i), the equation reads
ID

1 + VGS (0 + RC)  Vth (0 + RC)  IDRC
2
0   VDS
2
RC

=
VGS   Vth   VDS
2

VDS;
(C.5a)
ID

1 + (0 + RC)

VGS   Vth   VDS
2

=
VGS   Vth   VDS
2

VDS:
(C.5b)
With  = 0 + RC [223] and after rearranging terms, the equation for the
drain current is
ID  
 
VGS   Vth   VDS2

1 + 
 
VGS   Vth   VDS2
VDS; (C.6)
which is Eq. (4.9) in this thesis and it is used in the contact resistance
extraction methods YFM2 and YFM3.
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Appendix D
Physical interpretation of
compact MOSFET models
in nanoscale devices
A connection between conventional MOSFET theory and 1D transport theory
has been previously stablished and exploited in compact modeling approaches
[234], [254] and parameter extraction for nanoFETs such as contact resistance
[233] (see Section 4.3.3) and mobility [340] (see Section 5.3). In this appendix,
such approach is presented, i.e., the feasibility of applying the related extrac-
tion methodologies to CNTFETs, e.g., the Y -function method, is established.
The 1D current in a CNTFET described by the Landauer-Buttiker equa-
tion (Eq. (2.20)) can be approximated in the linear regime at low VDS such
as [234]
ID;lin  T Q vT
2kBT=q
VDS  
+ Lch
Q
vT
2kBT=q
VDS; (D.1)
where a parabollic band description of the energy-dependent number of modes
has been considered as well as the suitable approximation T  =( + Lch)
used along this work. By acommodating terms it is found that
ID;lin  Q
Lch
1
vT
2kBT=q
 1
+

vTLch
2kBT=q
 1VDS; (D.2)
where the terms in the denominator have the units of mobility. Hence the
length-dependent ballistic mobility and length-independent channel mobility,
described in Section 5.3, can be identied. Thus, by following the Mathiessen
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rule, i.e., using the apparent mobility denition, the following expression is
obtained
ID;lin  Q
Lch
appVDS  Q
Lch
eVDS; (D.3)
which is equivalent in terms to the drain current given by the conventional
MOSFET theory (wirtten on the left part of the above equation) considering
an eective mobility e which conceptually diers from app.
In the saturation regime, i.e., at large VDS the drain current expression,
based on the Landauer approach, in the saturation regime can be given by
[234]
ID;sat  T
2  T QvT = Qvinj  Qvsat; (D.4)
where the injection velocity vinj =
h
vT
 1 + (Dn=l)
 1
i 1
with the diusion
coecient Dn = vT=2 and l as the length of the low-eld portion at the
beginning of the channel where injected carriers are unlikely to return at high
bias [234]. The equivalence with the conventional MOSFET theory in the
saturation regime is done by reinterpretating the carrier saturation velocity
vsat as the injection velocity.
In summary, the reinterpretation of the conventional MOSFET theory in
the context of nanoFETs is done thanks to app and vinj and the limitation
of each of these parameters for ballistic and diusive transport phenomenon.
194
Appendix E
Measurements setups
In this Section, the equipments and conditions to characterize CNTFETs in
non-pulsed and pulsed DC and AC in the context of this work are summarized
as well as practical considerations for each setup.
Non-pulsed DC and AC measurements
Hardware
 Semiconductor parameter analyzer HP4142 (for DC/AC)
 Semiautomatic probe station PA200 (for DC/AC)
 CPU (for DC/AC): with Agilent IC-CAP software for control
 DC needles x3, DC probes x3, DC micropositioners x3
 Coaxial cables: x3 (for DC), x2 (for AC)
 GPIB cables: x1 (for DC), x2 (for AC)
 Vector network analyzer: PNA 8361C or PNA-L N5235A (for AC)1.
 GSG probes x2 (for AC): 1MX 67V3N GSG100
 Impedance standard substrate for calibration (for AC): Z PROB CSR-8
GSG 100-250
 Bias-T x2 (for AC): Diplexers SHF DX65 (0.8{65 GHz)
 RF cables x2 (for AC)
Setup
Fig. E.1 shows the sketch for on-wafer non-pulsed DC and AC measurement
setups. All conections are shown with the corresponding cables identied
1Note: Previous non-pulsed AC measurements were carried out with PNA 8361C on
the probe station PA 200 [10]. Now, the equipment available for measurements on this
probe station in the laboratory of the group were this thesis has been developed is PNA-L
N5235A.
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according to the legend of the gure. The IC-CAP software (installed in the
CPU) controls the measurement equipment.
DUT
chuck
DC probesDC needles
probe station PA200
GPIB
coaxial
D
C
m
icroposition
ers
SMU
HP4142
CPU DUT
chuck
GSG
probe+
bias
tee RF tips
probe station PA200
GPIB
RF cable
coaxial
m
icropositioner
SMU
HP4142
CPU
vector network
analyzer
PNA XXXX
ch1 ch2
(a) (b)
Figure E.1: On-wafer non-pulsed (a) DC and (b) AC measurement setups
available at CEDIC laboratory.
Considerations for non-pulsed DC measurements
1. All connections of SMU are taken from the \FORCE" output.
2. It is recommended to x the micropositioners to the probe station.
3. The SMU module with the lowest maximum available current is con-
nected to the gate of the DUT. Other SMU channels can be used indis-
tinctly for the drain and source of the DUT.
4. Some adapaters could be needed for connecting the coaxial cables to
DC probes.
5. A communication between the SMU and CPU must be established by
IC-CAP.
6. SMU module physical connections and IC-CAP conguration must match,
e.g., if DUT gate is connected to SMU CH1, IC-CAP must associate also
this module to the gate of the device by software.
7. After a proper conguration of the equipment, the device terminals are
contacted by the DC needles and the measurements are carried out and
controlled by IC-CAP.
Considerations for non-pulsed AC measurements
1. Same considerations no. 1-3 as listed in Section E.
2. Some adapaters could be needed for connecting the coaxial cables to the
bias-Ts.
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3. Before any measurement is carried out with the PNA, it must be cali-
brated with the calibration tool kit controlled by WinCal XE Software
4. A connection between the SMU/PNA and CPU must be established by
IC-CAP.
5. SMU/PNA channel physical connections and IC-CAP conguration must
match.
6. After a proper conguration of the measurement equipment, the device
terminals are contacted by the RF tips and the measurements are carried
out and controlled by IC-CAP.
Pulsed measurements
Hardware
 Semiautomatic probe station.
 Auriga Microwave pulsed IV/RF system AU4550.
 Auriga calibration tool kit.
 Vector network analyzer: Agilent E8361C PNA for narrowband (NB)
measurements and Agilent PNA-X 5247A for wideband (WB) measure-
ments [10].
 Bias-T x2: Diplexers SHF DX65 (0.8 - 65 GHz).
 RF ground-signal-ground probes x2 1MX 67V3N GSG100.
 Coaxial cables x2.
 RF cables x2.
Setup
Pulsed measurements are carried out with the setup sketched in Fig. 2. Pulsed
DC measurements are performed only with the Auriga system AU4550, while
pulsed AC measurements require an additional vector network analyzer. All
conections are shown with the corresponding cables identied according to
the legend of the gure. Measurements are controlled by the Auriga's own
software.
Considerations for pulsed measurements
1. Same considerations no. 1-4 as listed in Section E.
2. Before any measurement is carried out with the Pulsed System and
PNA, the equipments must be calibrated with the corresponding cali-
bration tool kit.
3. The Auriga system must be congured as follows for the corresponding
AC measurements:
- for NB: pulse width of 1 µs, a duty cycle of 0.95% and an IF bandwith
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Figure E.2: On-wafer pulsed measurement setup available at CEDIC labora-
tory.
of 50 Hz [10]
- for WB: pulse width of 1 µs and a duty cycle of 0.001% [10].
4. The channels for input and output ports of the DUT must be the same
for the Pulsed System and the PNA.
5. After a proper conguration of the measurement equipment, the device
terminals are contacted by the RF tips and the measurements are carried
out and controlled by Auriga system software.
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